

# Europäisches Patentamt European Patent Office Office européen des brevets



(..,

EP 1 117 283 A1

(12)

# EUROPEAN PATENT APPLICATION published in accordance with Art. 158(3) EPC

- (43) Date of publication: 18.07.2001 Bulletin 2001/29
- (21) Application number: 99943326.1
- (22) Date of filing: 14.09.1999

- (51) Int CL7: **H05K 3/18**, H05K 3/46, H05K 1/09, C25D 5/18, C23C 18/34
- (86) International application number: PCT/JP99/05003
- (87) International publication number: WO 00/16597 (23.03.2000 Gazette 2000/12)
- (84) Designated Contracting States:
  AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
  MC NL PT SE
- (30) Priority: 14.09.1998 JP 25985498 17.09.1998 JP 2843599 24.09.1998 JP 28292598 20.11.1998 JP 33120098 25.11.1998 JP 33449998 21.12.1998 JP 36296298 02.04.1999 JP 9591699
- (71) Applicant: IBIDEN CO., LTD. Ogaki-shi Gifu-ken 503-0917 (JP)
- (72) Inventors:
   EN, Honchin
  Ibi-gun, Gifu 501-0695 (JP)

- NAKAI, Tohru
- lbi-gun, Gifu 501-0695 (JP)
   OKI, Takeo
- Tsushima-shi, Aichi 496-0807 (JP)
- HIROSE, Nachiro
- lbl-gun, Gifu 501-0695 (JP)
- NODA, Kouta |bl-gun, Gifu 501-0695 (JP)
- .... ga..., a.... oo . ooo (o.


80336 München (DE)

(74) Representative: Leson, Thomas Johannes Alois, Dipl.-Ing. Tiedtke-Bühling-Kinne & Partner GbR, TBK-Patent, Bayarlaring 4

# (54) PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD

(57) A method for manufacturing a printed wiring board having a high-density wiring and a highly-reliable connection between conductor layers even if the amnealing process is omitted because a conductor circuit made of an electroplating layer excellent in crystallinity and uniform electroplating layer excellent in crystallinity and uniform electroplating layer are her though sheet and a via hole are provided. The method comprising forming an interlayer resin insulating layer on a conductor wiring forming board, making an opening for making a via hole in the interlayer resion insulating layer, forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited and the layer of the layer and the layer and forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited and the layer of the layer and forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited forming an electrose patter layer (1008) on the linited forming and forming and forming and forming and forming and forming layer resin insulating layer, applying a resist film (1003) to the layer (1008), forming an electroptaining film thereon, removing the resist film, and removing the electroless pixing layer by etching so as to form a conductor winking and a via hoc-characterzed in finite the electroless pixing layer (1008) serves as a cathode, the pixing motal serves as an anode, and electroptaining is performed intermittently while maintaining the voltage between the anode and cathode at a constant value.





#### Description

# TECHNICAL FIELD

[0001] The present invention relates to a printed circuit board and to a method for production thereof. The invention further relates to plating methods and plating solutions which can be applied to the above production of printed circuit boards.

#### BACKGROUND ART

- [0002] With the mounting need for higher lendle year of the mounting and for the price of the mounting and for the price of the price o
- 5 [0003] In view of the demand for higher wining density in multilayer circuit boards, the so-called buildup multilayer circuit boards is attacking stantand. The buildup multilayer circuit board and is muntilated to by the technology disclosed on in Juspanese Kokair Publication I-el-4-55555, for instance. Thus, a core substate board formed with a lower-layer conductor circuit is coated with an electrolese plating aghesive comprising a photosensitive reals and, after the coat is dried, exposure to light and development are carried out to provide an interfuyor reals in issulating layer having openings of for via holes. Then, the surface of this interfuyer reals insulating layer is roughened with an oxidizing agent or the like disposed thereon and a this electrolese plated copper layer is formed on asid interfaver reals in sulating layer. Then, a plating resist is disposed thereon and a this electrolese plated copper layer is commontoed. The plating resist is then stripped off and the thin electrolese plated copper layer is described and the complete of the plating resist is then stripped off and the first procedure is repeated as pluratilly of these to provide a multilayer printed circuit board.
- 25 [0004] When, in the above process for fabricating a printed circuit board, the direct-current pisting (DC plating) method, which is one of the conventional electropisting backinguise, is used to provide said electropisted copier layer on a substrate surface, the current generally tends to be concentrated in the marginal area of the substrate surface as compared with the central race so that, as illustrated in Fig. 8, the thickness t<sub>1,0</sub> if the component way the marginal area of the substrate surface sends to become greater than the thickness t<sub>1,1</sub> in the central area, thus causing a regional variation in hickness to the descriptional control layer.
  - [0005] Since, in actual production runs, audi substrate surface is the surface of a substrate board work size substrate, having a large area corresponding to a large number or printed circuit board is integrated (specificially, the serverage one has an area of 255 to 510 mm square and there is even one having an area of about 1020 mm square at a maximum), the above tenderoy is particularly pronounced.
- 59 [0006] In the manufacture of printed circuit boards, when the electroplated copper layer constituting a conductor circuit is not uniform in bickness, the insulation interval t<sub>b</sub> between conductor layers in the marginal region of the substrate board is relatively smaller than the insulation interval t<sub>b</sub> between conductor layers in the central region of the substrate board as shown in Fig. 7, so that the thickness of the insulating layer 110th between conductor layers must be increased in order to insure a sufficient insulation in all regions of the printed circuit board but this is a hindrance to the innermentation of hin the enaity wirrin.
  - [0007] In addition, when the copper layer is formed by direct current plaining, the crystallinity of the plated copper is low because of the use of an organic additive for improved throwing power. Moreover, the residual stress in the plated copper layer is failty large so that the layer tends to develop cracks and other flaws and show low elongation and high tensils estrength characteristics. Therefore, an annealing step for reducing the residual stress has been assential to the manufacture of rinded clinicity bearing.
- [0008] As a technology for insuring the uniformity of thickness of the plated copper layer, it has been proposed to form a thick plated copper layer by electroless plating alone without electroplating. However, the thick plated copper layer formed by electroless plating is poor in ductility because of the unavoidable contamination of the layer with many impurities inclusive of the additives used. Therefore, when a thick plated copper layer is formed by electroless plating, the reliability for the wiring and connection is insufficient and in order to attain a sufficient degree or reliability, an
- annealing step is indispensable in this case, too.

  [0009] To overcome the above problem, a technology for constructing a thick plated copper layer by a constantcurrent pulse electrolytic behindue has been proposed.
- [0010] The constant-current pulse electroplating process is characterized in that the plating current is controlled at a constant level and the representative waveform involved is a square wave.
  - [0011] This technology may be further divided into the process (PC plating process; Fig. 8) in which the current is controlled by means of the square pulse wave available by repetition of the alternating supply (ON) and interruption (OFF) of the cathode current and the pulse-reverse electroplating method (PP), 9) in which the

#### FP 1 117 283 Δ1

ourrent is controlled with a periodically reversed wave available by repetition of the alternating supply of carbode current. As compared with the direct ourrent electroplating process, the non-steady diffusion layer can be reduced in thickness in either process, with the result that a smooth plated metal layer can be constructed and further that since plating can be effected at a high pulse current closelty (high overvoltage), the evolution of crystal seeds is promoted by just fine revoluting drains, thus enabling formation of a plated metal layer of high crystallinity. As an example of the PR electroplating method, the process disclosed by Fujinami et al. (Surface Technology, "Formation of Via Filling by PR Bloctroplats", 486, 1967, p. 8-87.

[0012] However, when the plated copper layer is formed by PC process, the uniformity of layer thickness is superior to that obtainable by direct current plating process but is not as good as the objective level (Fig. 4).

10 [0013] On the other hand, the plated copper layer formed by PR process is improved in the uniformity of thickness as compared with the layer obtainable by PC process but is not as high as desired yet and, moreover, plating by PR process regulars an expensive current source.

[0014] The current mainstream of electrolese plating in the manufacture of printed circuit boards uses EDTA as a complexing agent, and examples of formation of copper circuits with such electroleses plating positions can be found in the Boat Mode sections of Jepanese Kokal Publication Sho-53-183155 and Japanese Kokal Publication Sho-53-183155 and Japanese Kokal Publication Hei-2-188982 (corresponding to United States Pattern 15511977).

10015] However, with a plaining solution containing EDTA as a complexing agent, a compressive stress (an expanding torce) is generated in the plaining metal layer to cause peeling of the plated copper film from the resin Insulating layer.

[0016] Furthermore, there is also found the problem not to deposit within fine via holes not over 80 µm in diameter.

[0017] Monover, in the conventional processes for manufacture of printed circuit boards, it was impossible to construct fine-definition line conductor circuits on cere boards. Thus, the prior art method for forming a conductor circuit on the core substitute of the prior and the prior and method of the prior and the

[0018] In the above process according to the conventional technology, the bixthness of copper foil 3331 is at least. 18 µm and the bitchness of the plated metal layer formed thereon is 15 µm. Since the combined thickness is as large as 39 µm, etching produces undercuts on the lateral sides of the conductor 3334 as shown in Fig. 27 (D) and since the circuit layer then is liable to peal off, it has been impossible to construct a fine-line conductor circuit.

to provide a conductor circuit 3358 (Fig. 27 (E)).

(0019) Furthermore, the conductor circuit 3358 on the interlayer resin insulating layer 3350, ahown in Fig. 27 (E), has been formed in a thickness of about 15 µm. In contrast, the conductor circuit 3334 on the core board 3330 has a thickness of 33 µm. This means that a large impedance difference is inevitable between the conductor circuit 3359 on the interlayer resin insulating layer 3350 and the conductor circuit 3334 on the core board and because of difficulties in imcediance signment, the shirt-frequency characterist of the circuit board cannot be improved.

[0020] Moreover, in the above process for fabricating a printed circuit board, when the substrate surface is copperplated by direct-current (DC) electroplating which is general electroplating technique, the platting metal is deposited in the same thickness over the via hole openings and the conductor circuit-forming area.

[0021] This results in formation of depressions in the areas of the intertayer resin insulating layer which correspond to the via holes. Another problem is that the structure called "stacked via", namely formation of a via hole over a via hole, cannot be constructed.

[0022] In addition, for the following reasons, the conventional printed circuit board has the drawback that its size and thickness are increased beyond what are required. Thus, as shown in Fig. 38 (A), the printed circuit board 5210 for use as a package board for mounting the IC chip 5290 is fabricated by building up interlayer resin insulating layers 5250, 5850 and conductor layers 5250.586 in an alternating manner on a core board 5230 formed with plated-through holes 5236 and disposing buryers 52780 for conduction to the IC chib 5290 on the top surface and buryers 82780 for

connection to a mother board on the bottom side. The electrical connection between the top and bottom conductor layers is afforded by via bines \$200, 5809. While the via hates \$250 are adjacent to the Coh \$250 of the core board \$250, the via holes \$350 adjacent to the mother board. These via holes are connected to each other through the corresponding plated-through those \$252. Thus, on the faces also of the core board \$250 of the printed droub board \$210, as shown in Fig. 38 (B) which is a sectional view taken along the line 8-B of Fig. 38 (A), the land \$2350 of the plated through hole \$236 is provided with an inner layer ped \$250 for via-hole connection to the upper layer, while

the via hole S260 is connected to this liner layer pad S286b. [0023] However, with the prior a rained configuration lituatized in Fig. 38 (8), the interval between plated-through holes must be large enough to insure a mutual insulation of inner layer pads S296b, thus restricting the number of plated-through these that can be constructed in the core beard.

#### FP 1 117 283 Δ1

(0024) On the other hand, the package board is formed with a larger number of burnes on the face side than on the reverse side. This is because the wirings from the plurality of burnes on the surface are consolidated and connected to the burnes on the reverse side. For example, the power lines required to be of low resistance compared with signal lines, which number 20, for instance, on the face side (IC chip side) are consolidated into a single line on the reverse side for mother horard side).

[0023] Here, it is preferable that the buildup circuit layer formed on the face side of a core board and the buildup circuit layer on the reverse side may be consolidated at the same pace for the purpose of equalizing the number of upper buildup circuit. In the reverse side may be consolidated at the same pace for the purpose of equalizing the number of upper buildup circuit. Isyers, that is to say for minimizing the number of upper buildup circuit. Isyers, that is to say for minimizing the number of patient brough holes which can be formed in a multilayer core board. Therefore, in the prior art package board, the wirings are consolidated to some stant in the buildup circuit layer on the reverse side through the plated-through holes in the multilayer core board. Since the wring density has thus been decreased in the suitidup circuit layer on the reverse side, it is intrinsicially unnocessary to provide the same number of layers on the reverse side as in the buildup circuit layers on the face side. I however, the same number of layers has heratofore been used because if there is a difference in the number of layers between the face and reverse sides, warring due to asymmetry would be involated. Thus, because of said restriction to the number of plated-through holes which can be provided in the multilayer core board, it is not only necessary to increase the number of layers for the buildup wiring layer on the face side but also necessary to form the buildup circuit layer on the reverse side using the same increased number of layers on the face side but also necessary to form the buildup circuit layer on the reverse side using the same increased number of layers to the care.

20 (2028) This, in the prior art multilayered buildup circuit board (package beard), the number of built-up layers is increased so that the reliability of connection between the upper and lower layers is low. Moreover, the cost of the package board is increased and the size, thickness and weight of the package board are unnecessarily increased. (2027) Eurthermore, even when the buildup multilayer circuit board is provided only on on aids of a core board, provision must be made for a freedom in wring design for the side opposite to the side formed with the buildup layer.
[2028] Moreover, since the connection between plated-through the \$258 and via hos \$250 is afforded through an inner layer pad \$238s as described above, the wring length within the printed circuit board is increased to sacrifice the signal transmission speech, thus marking it difficult to meet the demand for speech yo If C chips.

#### SUMMARY OF THE INVENTION

30

[0029] Developed in the above state of the art, the present invention has for its object to provide an electroplating process which, by utilizing a constant-voltage pulse process is capable of providing with low equipment cost, an electroplated metal of good crystallinity and uniform deposition on substrate.

[0030] It is another object of the present invention to provide an electroless plating solution contributory to reduced of plating stresses and consequent protection of the plated metal film against peeling from the inner insulating layer and capable of forming a plated metal film even in fine Va holes and an electroless plating process using said plating

[0031] It is still another object of the present invention to provide a process for manufacturing a multilayer printed circuit board having an improved high-frequency characteristic.

40 [0032] The present invention has for its additional object to provide a process for manufacturing multilayer printed circuit boards which is capable of simultaneous via hole filling and formation of conductor circuit by electroplating without using an expensive equipment.

[0033] It is a further object of the present invention to provide a multilayer printed circuit board contributory to reduction in the number of layers of the buildup structure and a multilayer printed circuit board contributory to reduction in the internal winting length.

[0034] It is a still further object of the present invention to provide a multilayer buildup circuit board contributory to reduction in the internal wiring length.

[0035] The first invention among inventions belonging to the first group is concerned with an electroplating process comprising electroplating an electrically conductive substrate wherein the electroplating is performed intermittently of substrate wherein the electroplating is performed intermittently of substrate with the electroplating is performed intermittently of substrate surface as cathode and a plating metal film as anode at constant voltage between said anode and said cathode.

[0038] The second invention among said inventions belonging to the first group is concerned with a process for producing a circuit board comprising a substrate and, as formed thereon, a conductor circuit by electroplating wherein electroplating is performed intermittently using the electrically conductive conductor circuit-forming surface as cathtod and an ability metal as a mode at a constant voltage between said anode and said cathode.

[0037] The third invention among said inventions belonging to the first group is concerned with a process for manufacturing a printed recircuit beard which comprises disposing a resist on electrically conductive layer formed on a substrate, performing electroplating, shippling the resist off and etching said electrically conductive layer to provide a con-

ductor circuit, wherein the electroplating is performed intermittently using said electrically conductive layer as cathode and a plating metal as cathode at a constant voltage between said anode and said cathode.

[0038] The fourth invention among said inventions belonging to the first group is concerned with a process for manufacturing a printed circuit board which comprises disposing an interlayer reain insulating layer on a substrate formed with a conductor circuit, creating openings for formation of via holes in said linterlayer reain insulating layer, forming an electroless plated metal layer on said interlayer reain insulating layer, disposing a resist thereon, performing electroplating, stripping the resist of and etching the observious plated metal layer to provide a conductor circuit and via holes, wherein the electroplating is performed intermittently using said electroless plated metal layer as cathode and a plating metal as anode at a contant voltage between said anode and said attender.

- Q033] The fifth invention among said inventions belonging to the first group is concerned with a circuit board comprising a substate and, as built thereon, a circuit comprised of a copper film which has properties that (a) its orystallinity is such that the X-ray diffraction half-width of the (351) plane of copper is less than 0.3 deg and (b) the variation in thickness ((maximum hickness-ininimum thickness/averago thickness) of the electroplated copper layer (electroplated material such as the control of the description of material such as the such as the control of the description of the des
- (59 [0040] The sixth invention among said inventions belonging to the first group is concerned with a printed circuit board comprising a substrate and, as built thereon, a circuit comprised of a plated copper film has properties that (e) its crystallinity is such that the X-ray diffication half-width of (331) plane of copper is less than 0.3 deg and (b) the variation in histoness ((maximum thickness-minimum thickness)/average thickness) of said plated coppor layer as measured over the whole surface of said substrate is not greater than 0.4.
- 20 [0041] The seventh invention among said inventions belonging to the first group is concerned with a printed circuit board comprising a substrate formed with a conductor circuit, an interlayer realn insulating layer, said interlayer realn insulating layer, said interlayer realn insulating layer, said interlayer realn insulating layer having vial holes by which said conductor circuits are inferconnected, wherein said copper film has properties that (a) is corystalling in south that the X-ray diffraction interliveth of (3s1) plane of copper is less than 0.3 dog as end (b) the variation in thickness ((maximum thickness-vinitimum thickness) average thickness) of said plated copper layer as measured over the whole surface of said substrate is not creater than 0.4.
  - [0042] As a prior art technology for constructing a conductor circuit by a pulse electroplating method, there is known the PR electrolytic process mentioned hereinbefore but this prior art technology is a plating method using a constant current and not a constant-voltage pulse electroplating process wherein the voltage is controlled.
- 10043] The first invention among inventions belonging to a second group is concerned with an electroless plating solution comprising an aqueous solution containing 0.025 to 0.25 mol/L of a basic compound, 0.35 to 0.15 mol/L of a reducing agent, 0.02 to 0.06 mol/L of copper ion and 0.05 to 0.30 mol/L of trataric acid or a salt thereof.
- [0044] The second invention among said inventions belonging to the second group is concerned with an electroless replanting southon comprising an augeous solution containing a basic compound, a revisition gagent, copper ion, tetratic planting solution comprising an augeous solution containing a basic compound, as revisiting and receive from the group consisting of nickel for, cobat ion and run only plating process which comprises immersing a substrate in the electroless plating solution according to either said first plating process which comprises immersing a substrate in the electroless plating solution according to either said first plating process which comprises immersing a substrate in the electroless plating solution according to either said first plating and solution according to either said first five and according to encommend with a process for an aurulatoring a printed circuit board withic comprises immersing a rean insulating substrate board in the electroless copper plating at 4 deposition rate set of to 12 µ m/hour.
- [0047] The fifth invention among said inventions belonging to the second group is concerned with a printed circuit board comprising a resin insuling substrate beard formed with a roughened surface and, as built thereon, a conductor of circuit comprising at least an electroless plated film wherein that said electroless plated film has a stress of 0 to +10 ko/mm?
- [0048] The sixth invention among said inventions belonging to the second group is concerned with a printed circuit board comprising a resin insulating substrate board formed with a roughened surface and, as built thereon, a conduction circuit comprising at least an electrolese plated film wherein said describes plated film is complementary to said or roughened surface and convex areas of the roughened surface land convex areas of the roughened surface land convex areas of the roughened surface and convex areas of said film in conceive areas of said roughened surface.
- [0049] The seventh invention among said inventions belonging to the second group is concerned with a printed circuit beard comprising a substrate board former with a lower-layer conductor circuit and, as built thereon, an upper-layer conductor circuit through the intermediary of an interlayer read insulating layer, with said upper-layer conductor circuit 5° and said lower-layer conductor circuit the circuit being interconnected by via horizon.
  - wherein sald upper-layer conductor circuit comprises at least an electroless plated film, said interlayer resin insulating layer is provided with a roughened surface, said electroless plated film is complementary to said roughened surface, and bottoms of said via holes are also provided with an electroless plated film having a thickness equal to 50 to 10 cm.

of the thickness of the electroless plated film on said interlayer resin insulating layer.

[0050] The eighth remains among said inventions belonging to the second group is concerned with a price decaut board comprising a resin insulating substrate board and, as built thereon, a conductor circum comprising at least electroless plated film, wherein said electroless plated film comprises copper and at least one metal species selected from the group consisting of inclusing in an adobati.

[0051] The first invention among inventions belonging to a third group is concerned with a process for manufacturing a multilayer printed circuit board comprising at least the following steps (1) to (5).

- (1) a step for thinning the copper foll of a copper-clad laminate by etching
- (2) a step for plercing through holes in said copper-clad laminate

15

- (3) a step for depositing a plated metal film on said copper-clad laminate to construct plated-through holes within said through holes
- (4) a step for pattern-etching the copper foil and plated metal film on said copper-clad laminate to construct a conductor circuit
- (5) a step for serially building up an interlayer resin insulating layer and a conductor layer alternately over said conductor circuit

[0052] The second invention among said inventions belonging to the third group is concerned with a process for manufacturing a multilayer printed circuit board comprising at least the following steps (1) to (7):

- (1) a step for thinning the copper foil of a copper-clad laminate by etching
- (2) a step for plercing through holes in said copper-clad laminate
- (3) a step for forming a conductor film on said copper-clad laminate
- (4) a step of disposing a resist on areas free from conductor circuits and plated-through holes
- (5) a step for providing a plated metal film in the resist-free area to construct a conductor circuit and plated-through holes
  - (6) a step for stripping off said resist and etching the conductor film and copper foil under the resist
  - (7) a step for serially building up an interlayer resin insulating layer and a conductor layer alternately over said conductor circuit.

[0053] The third invention among inventions belonging to the third group is concerned with a multilayer printed circuit board which comprises a core board having a conductor circuit and, as built over asid conductor circuit, a buildup whining issues comprising obtainable by building up an interlayer resin insulating layer and a conductor sign attenties with the conductor layers being interconnected by visit holes, wherein the thickness of the conductor facilities and asid core board is not greater by more than 10 µm than the thickness of the conductor layers as identified present promotion among said inventions belonging to the third group is concerned they a process for manifacturing a multilayer printed circuit board which comprises thinning the copper foil of a coper-deal faminate by estimate by the conductor circuit and building up serially an interlayer resin insulating layer and a conductor layer as the conductor circuit and building up serially an interlayer resin insulating layer and a conductor layer as the conductor circuit on said dore board is controlled so as to be not greater by more than 10 µm than the thickness of the conductor circuit on said interlayer vian insulation serial insula

[0055] The invention belonging to a fourth group is concerned with a process for manufacturing a multilayer printed circuit board which comprises constructing an interlayer insulating layer on a substrate formed with a lower-layer conductor circuit, piercing openings in said interlayer insulating layer, imparting electrical conductivity to the surface of said interlayer insulating layer and the inner waits of said openings, performing electropiating to fill up said openings and thereby provide via holes and it the same time, construct an upper-layer conductor circuit, wherein said electropiating is performed using an aqueous solution containing a metal ion and 0.1 to 1.5 mmol/L of at least one additive selected from the group consisting of thiouress, cyndreds and polyalitypen outdee as a plating solution.

[0056] The first invention belonging to a fifth group is concerned with a multilayer printed circuit board comprising a so core board having plated through holes and, as constructed on both sides thereof, a builday foring layers obtained by building up an intensiver resin insulating layer and a conductor layer afternately with said conductor layers being interconnected by vish holes, wherein said via holes are formed in the manner of plugging the holes in plated-through holes in said over board.

[0057] The second invention belonging to the fifth group is concerned with a process for manufacturing a multilayer printed circuit board comprising at least the following steps (1) to (4):

- (1) a step for piercing through holes not larger than 200 u m in diameter in a core board by laser
- (2) a step for plating said through holes to construct plated-through holes therein

- (3) a step for constructing an interlayer resin insulating layer provided with openings communicating with said plated-through holes on the core board
- (4) a step for plating the openings in said interlayer resin insulating layer to construct via holes in the manner of plugging the holes in said plated-through holes.
- [0058] The first invention among inventions belonging to a sixth group is concerned with a multilayer printed circuit board comprising a core board and, as constructed on both sides thereor, a buildup wining layers obtainable by building up an interlayer resin insulating layer and a conductor layer alternately with via holes interconnecting conductor layers, wherein this via holes in a lower layer are disposed immediately over the plated-through holes formed in said cora
- 10 board and via holas in an upper layer are disposed immediately over said via holes in the lower layer. (2008) The second inventional among said inventions belonging to the sixth group is concerned with a multilayer printed circuit board comprising a core board having pisted-through holes and, as constructed on both sides thereof, a building via mit printed printed printed printed printed by the printed printed by the printed printed by the printed printed by the printed by th
  - with lower-layer via holes, with upper-layer via holes being disposed immediately over said lower-layer via holes. (0060) The third invention among said inventions belonging to the sixth group is concerned with a multilayer printed circuit board comprising a core board and, as constructed on both sides thereof, a buildup writing layers obtainable by building up an interlayer resh insulating layer and a conductor layer alternately with via holes in terrorm conductor layers wherein the via holes in later via layer and via the via holes of said core layers wherein the via holes of said core layers wherein the via holes in a lower layer and regions of topic the holes in plated-through holes of said core board,
- with via holes in an upper layer being disposed immediately over said via holes in the lower layer.

# BRIEF DESCRIPTION OF THE DRAWINGS

- 25 [0061] Fig. 1 (a) to (g) are diagrams illustrating the conductor circuit-fabricating step in the processes for manufacture of printed circuit boards which belong to a first group of the present invention.
  - [0062] Fig. 2 (a) to (e) are diagrams illustrating the printed circuit board-fabricating step in the processes for manufacture of printed circuit boards which belong to the first group of the present invention.
- [0063] Fig. 3 (a) to (b) are diagrams showing exemplary current and voltage waveforms for the constant-voltage pulse plating process.
  - [0064] Fig. 4 is a diagram showing the results of evaluation of the deposition uniformity of the electroplated copper layers constructed by four kinds of electroplating techniques, namely the direct-current plating technique, PC plating technique, PR plating technique and constant-voltage pulse plating technique.
- [0065] Fig. 5 is a diagram showing the result of X-ray diffraction analysis of the electroplated copper layer formed by the constant-voltage pulse plating technique.
  - [0066] Fig. 6 is a schamatic diagram illustrating the electroplated copper layer formed on an insulating board by the conventional direct-current electrolytic technique.
  - [0067] Fig. 7 is a schematic diagram illustrating the disadvantage encountered in laminating tha printed circuit board prepared by the technique according to Fig. 6.
- [0068] Fig. 8 (a) to (b) are diagrams showing exemplary current and voltage waveforms for the PC plating technique.
  [0069] Fig. 9 (a) to (b) are diagrams showing exemplary current and voltage waveforms for the PR plating technique.
  - [0070] Fig. 10 (a) to (b) are views illustrating the production flow for the manufacture of a CMOS IC.
  - [0071] Fig. 11 (a) to (d) are sectional views showing a part of the process for manufacture of printed circuit boards according to a second group of the present invention.
- 45 [0072] Fig. 12 (a) to (d) are sectional views showing a part of the process for manufacture of printed circuit boards according to the second group of the present invention.
  - [0073] Fig. 13 (a) to (d) are sectional views showing a part of the process for manufacture of printed circuit boards according to the second group of the present invention.
- [0074] Fig. 14 (a) to (c) are sectional viaws showing a part of the process for manufactura of printed circuit boards according to the second group of the present invention.
  - [0075] Fig. 15 (a) to (c) are sectional views showing a part of the process for manufacture of printed circuit boards according to the second group of the present invention.
  - [0076] Fig. 18 is a partially exaggerated schematic sectional view showing the thickness profile of the electroless plated metal layer formed by the process according to the second group of the present invention.
- 55 [0077] Fig. 17 (A) to (E) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
  - [0078] Fig. 18 (F) to (I) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.

- [0079] Fig. 19 (J) to (M) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
- [0080] Fig. 20 (N) to (P) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
- 5 [0081] Fig. 21 (Q) to (S) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
  - [0082] Fig. 22 (T) to (U) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
- boards according to the third group of the present invention.

  [0083] Fig. 23 is a cross-section view showing a multi-layer printed circuit board according to this invention.
- 0 [0084] Fig. 24 (A) to (F) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
  - [0085] Fig. 25 (A) to (E) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
- [0086] Flg. 26 (A) to (E) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the third group of the present invention.
- boards according to the third group of the present invention.
  [0087] Fig. 27 (A) to (E) are cross-section views showing a part of the conventional process for manufacture of multilayer printed circuit boards.
- [0088] Fig. 28 (a) to (d) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the fourth group of the present invention.
- 20 [0089] Fig. 29 (a) to (d) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the fourth group of the present invention.
- [0090] Fig. 30 (a) to (d) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the fourth group of the present invention..
- [0091] Fig. 31 (a) to (c) are sectional views showing a part of the process for manufacture of multilayer printed circuit boards according to the fourth group of the present invention.
- [0092] Fig. 32 (A) to (E) are cross-section views illustrating a part of the production process for multilayer printed circuit boards according to a fifth group of the present invention.
- [0093] Fig. 33 (F) to (I) are cross-section view showing a part of the production process for the multilayer printed circuit board according to a fifth group of the present invention.
- Fig. 34 (J) to (M) are cross-section view showing a part of the production process for the multilayer printed circuit board according to the fifth group of the present invention.
- [0095] Fig. 35 (N) to (Q) are cross-section views showing a part of the production process for the multi-layer printed circuit board in accordance with the fifth group of the present invention.
- [0096] Fig. 36 (R) is a cross-section view of the multi-layer printed circuit board according to the fifth group of the present invention and Fig. 36 (S) is a sectional view taken along the fine S-S of Fig. 36 (R). (Fig. 36 (R). (Fig. 37 is a cross-section view of the multi-laver oninted circuit board according to the fifth group of the present
  - Invention.
    [0098] Fig. 38 (A) is a cross-section view of the conventional multi-layer printed circuit board and Fig. 38 (B) is a
  - [0098] Fig. 38 (A) is a cross-section view of the conventional multi-layer printed circuit board and Fig. 38 (B) is a sectional view taken along the line B-B of Fig. 38 (A).
    [0099] Fig. 39 (A) to (E) are cross-section views illustrating a part of the production process for multilayer printed
  - circuit boards according to the sixth group of the present invention.

    [0100] Fig. 40 (F) to (J) are cross-section view showing a part of the production process for the multilayer printed
- circuit board according to the sixth group of the present invention.

  [0101] Fig. 41 (K) to (O) are cross-section view showing a part of the production process for the multilayer printed
- 45 circuit board according to the sixth group of the present invention.
  [0102] Fig. 42 (P) to (T) are cross-section views showing a part of the production process for the multi-layer printed
- circuit board according to the sixth group of the present invention.

  [0103] Fig. 43 (U) to (X) are cross-section views showing a part of the production process for the multi-layer printed
- circuit board according to the sixth group of the present invention.

  50 [0104] Fig. 44 is a cross-section view showing a multi-layer printed circuit board according to the sixth group of the
- present invention.
  [0105] Fig. 45 is a cross-section view showing a multi-layer printed circuit board according to the sixth group of the
- present invention.
  [0106] Fig. 46 is a cross-section view showing a multi-layer printed circuit board according to the sixth group of the present invention.
  - [0107] Fig. 47 (A) illustrates a structure of the multi-layer printed circuit board according to the sixth group of the present invention and Fig. 47 (B) illustrates a structure of the multi-layer printed circuit board according to the sixth group of the present invention.

- [0108] Fig. 48 (B) Illustrates an example of a structure of the 'multi-layer printed dircuit board according to the sixth group of the present invention.
- [0109] Fig. 49 is a cross-section view showing a multi-layer printed circuit board according to the sixth group of the present invention.
- 5 [0110] Fig. 50 is a cross-section view showing a multi-layer printed circuit board according to the sixth group of the present invention.

#### DETAILED DISCRPTION OF THE INVENTION

- 10 [0111] The present invention is now described in detail. Unless otherwise indicated, the thickness of any copper foil, conductor layer or conductor circuit as mentioned in this specification is the mean of thicknesses measured on a light or electron microphotograph of its cross-section.
  - [0112] The first invention among the inventions belonging to the first group is concerned with an electroplating process for electroplating a conductive substrate surface wherein said electroplating is performed intermittently unique adial substrates surface as cathode and a plating metal as a node at a constant voltage between said anode and said cathode. [0113] The intermittent electroplating in the above electroplating process is carried out by repeating application of a voltage between the cathode and anode and interruption thereof in an identifiaging parties, and preferably the voltage time/interruption time ratio is 0.01 to 100, the voltage time is not longer than 10 seconds and the interruption time is not shorter than 110°2 seconds.
- 20 [0114] The second invention among the inventions belonging to the first group is concerned with a process for producing a circuit beard which comprises forming a conductor circuit on a substante board by electroplating, wherein said electroplating is performed intermittently using the conductive surface on which a conductor drout it to be formed as cathode and a palled metal as anode at a constant voltage between said anode and said cathode.
- [0115] In the above process for producing a circuit board, said intermittent electroplating is carried out by repeating a spellastion of a violage between the cathode and note and intermytoin thereof in an alternating pattern, and preferably the voltage time/interruption time ratio is 0.01 to 100, the voltage time is not longer than 10 seconds and the interruption time is not shorter than 1.107 executed.
- [0116] It should be understood that the above circuit comprises electrodes and mounting pads in addition to a conductor circuit pattern.
- 0 [117] The third invention among the inventions belonging to the first group is concerned with a process for producing a printed circuit board which comprises disposing a resist on a conductive layer on a substrate board, performing electroplating, stripping the resist off, and etching said conductive layer to provide a conductor circuit, wherein said electroplating is performed intermittently using said conductive layer as cathode and a plating metal as anode at a constant voltage between said anode and said cathode.
- 35 [0118] The fourth invention among the inventions belonging to the first group is concented with a process for producing a printed circuit board which comprises constructing an Interlayer resin insulating layer on a conductor circuit-forming guiserate board, forming openings for via holes in said interlayer resin insulating layer, forming an electroless plated metal layer over said interlayer resin insulating layer, disposing a resist thereon, performing electroplating, strping the resist off and exhiping the electroless plated metal layer to form a conductor circuit pattern and via holes, wherein said electroplating is performed intermittently using said electroless plated metal layer as cathode and a plating metal as anode at a constant voltace between said anode and said cathode.
  - [0119] In the above process for producing a printed circuit board, a metal layer may have been formed on the surface of the interlayer resin insulating layer.
- [0120] The intermittent electropiating in the above third and fourth inventions comprises application of a voltage between the cathode and nose and interruption thereof in an attendanting pattern, and preferably the voltage time! interruption time ratio is 0.01 to 100, the voltage time is not longer than 10 seconds and the interruption time is not shorter than 110°2 exconds.
  - [0121] The fifth invention among the inventions belonging to the first group is concerned with a circuit board having a copper film circuit on a substrate board, wherein said copper film has properties (a) its crystallinity its such that the half-width of X-ray diffraction of the (331) plane of copper is less than 0.3 deg. and (b) the variation in thickness-dad copper film (electroplated copper layer) measured over the whole surface of said substrate, i.e. ((maximum thickness-
  - minimum thickness)/average thickness), is not greater than 0.4.
    [0122] In the circuit board method above, the percent elongation of said copper film as a characteristic parameter is preferably not less than 7%.
- so (122) The sixth invention among the inventions belonging to the first group is concerned with a printed circuit board comprising a copper film calcul or a substrate board, wherein said copper film has properties that (a) is crystallinity is such that the half-width of X-ray diffraction of the (331) plane of copper is less than 0.3 deg, and (b) the variation in thickness of loader directly emeasured over the whole surface of said substrate, is, Cimarizmut hiddenser-infilmum.

thickness)/average thickness), is not greater than 0.4.

[0124] The seventh invention among the inventions belonging to the first group is concerned with a printed circuit. board comprising on interlayer resin insulating layer on a substrate board for the formation of a conductor circuit and, as disposed not not of said interlayer resin insulating layer, a copper for conductor circuit, with via holes provided in said interlayer resin insulating layer resin insulating layer, a copper formation of the conductor circuit, with via holes provided in said interlayer resin insulating layer.

wherein said copper film has properties that (a) has cystallinity is such that the half-width of X-ray diffraction of the (331) plane of copper is less than 0.3 day, and (b) the variation in thickness of said copper film (edicroplated copper isyer) measured over the whote surface of said substrate, i.e. ((maximum thickness-minimum thickness)/average thickness), is not greater than 0.4.

10 [0125] The copper film in the above sixth and seventh inventions is preferably further has its percent elongation of not less than 7%.

[0188] The inventions of the first group relate broadly to a technology for fabricating conductor circuits for semicound ductor devices and printed circuit broads and an electropishing technology such that interminent electropishing performed in a plating retail an example of the properties of the substrate surface as eathede and the plating metal as anode with the voltage between eask andex due declaration below (see constant).

[0127] The intermitten' electropiating described above insures a uniform plating trickness. The reason seems to be that while the plating metal deposit is preferentially dissolved by the spike current flowing momentarity toward the anode in the marginal area of the substrate board surface and around the openings for via holes where the amount of deposition of the plating metal lends to be larger, the plating metal is precipitated by the spike current flowing momentarity toward the estander in the central area of the substrate surface and the interfor parts of the via holes where the amount of plating metal deposition tends to be smaller as in the remainder of the region, with the result that a highly uniform thickness of electropospolition is insured.

[0128] Furthermore, intermittent electropiating results in an increased crystallinity of the plated metal film. The reason is suspected to be that as the application of a voitings in interrupted, the metal ons in the neighborhood of the interface of the substrate diffuse to maintain a constant concentration at all times so that no defect occurs in the crystal lattice.

of the prachitated metal layer, thus contributing to a higher degree of cystallinity, [0129] By the constant-voltage pulse plating technique in the inventions of the first group, which insures a uniform plate thickness, the thickness of the conductor circuits for circuit borests such as semiconductor devices and printed circuit boards can be rendered uniform. Therefore, not only is impedance alignment adallitated but, because the thickness of the interfayer real insulating layer is uniform, an improved interpret insulation is materialized. Furthermore,

ness of the interlayer resin insulating layer is uniform, an improved interlayer insulation is materialized. Furthermore, because of high crystalfinity and high dengation characteristics, the residual stress in the plated metal layer is low so that even fine line-definition patterns can be protected against peeling. Therefore, the connection reliability of circuits is improved.

[0130] The above intermittent electroplating process comprises application of a voltage between the cathode and anode and interruption thereof in an alternating pattern, and preferably the voltage time ratio is 0.01 to 100, the voltage time is not longer than 10 seconds and the Interruption time is not shorter than 1xt0-<sup>12</sup> seconds, if the voltage time exceeds 10 seconds, the fill mithicase will become uneven as it is the case with the conventional direct-current electroplating, and when the interruption time is less than 1xt0-<sup>12</sup> seconds, the diffusion of metal lons will be insetflicent to detract from cystallink. The continuar voltage tempirateripston in retail is 0.1 to 1.1 to 1.0 to 1.0

[0131] The electroplating mentioned above is preferably copper plating, nickel plating, cobalt plating or

[0132] The copper plating solution is preferably an aqueous solution of suffuric acid and copper sulfate. The nickat plating solution may for example be an aqueous solution of nickal sulfate, nickat clinicida, and horic acid. The obstall plating solution may be an aqueous solution of cobalt chibride, basic cobalt carbonate and pheaphrous acid. The in plating solution may be an aqueous solution of stannous chibride. For poli plating, an aqueous solution of glathous chibride, solution of stannous chibride.

potassium cyanide and gold metal can be used.

[0133] Since the electroplating bath need not be supplemented with a brightener and other additives, the crystallinity
of the plated metal deposit is remarkably high.

[0134] As the plating metal which serves as the anode, the metal in the form of a ball or a rod, for instance, can be

[0135] The technology of manufacturing circuit boards in accordance with the inventions belonging to the first group in now described.

[0136] The substrate board which can be used includes metal, semiconductor, resin and ceramic substrates, among others.

8 [0137] First, the surface of the substrate board is made electrically conductive so that it may be successfully electropiated. The technique for imparting electrical conductivity to a resin substrate or a coarmic substrate comprises forming metal layer by using an electroless plated deposit layer or a sputter-metalized layer. As an alternative, the technique of incorporating a colloidal or powdery metal in the matrix resin can be used.

- [0138] On the substrate rendered electrically conductive on the surface, a resist is disposed where necessary. The plating metal adheres to the conductive surface not covered with resist but exposed.
- [0139] This substrate is immersed in the electroplating solution and subjected to intermittent electroplating using the substrate as cathode and the plating metal as anode.
- 5 [0140] Referring to the inventions of the first group, the production process relevant to cases in which the circuit board is a printed circuit board is now described.
- [0141] The substrate which can be used includes insulating substrates such as a resin substrate and a ceramic substrate.
- [0142] The reafs substrate mentioned above includes an insulating board prepared by laminating progrega each comprising a fibrous mark improgreated with a themoesting reafs, a themospitatic reafs or a themospetting reafsthemoplastic reafs complex or a copper-clied laminate board prepared by laying up such preprega and copper foils and help-readsing them.
  - [0143] As the fibrous matrix mentioned above, glass cloth, aramid cloth, etc. can be used.
- [0144] An electroless plating catalyst such as a Pd catalyst is applied to the surface of said insulating substrate board to form an electroless plated layer. When a copper-clad laminate board is used, the copper foil as such can be utilized as a stated.
  - [0145] A plating resist is then disposed thereon. The plating resist can be formed by a process which comprises pasting a photosensitive dry film followed by exposure and development or a process which comprises ceating the substrate board with a liquid resist followed by exposure and development.
- 20 [0146] The conductor circuit is formed by intermittent electroplating using the conductive layer not covered with resist but exposed, e.g. electroless plated metal layer as cathode and the plating metal as anode.
  - [0147] Then, the plating resist is stripped off and the conductive layer, e.g. electroless plated metal layer, is etched off with an etching solution to complete the conductor circuit.
- [0148] As the etching solution mentioned above, an aqueous system of sulfuric acid-hydrogen peroxide, ferric chloride, cupric chloride or ammonium persulfate, for instance, can be used.
  - [0149] The following procedure is followed for the production of a multilayer printed circuit board.
  - [0150] A conductor circuit-forming substrate board is first provided with an interlayer resin insulating layer, which is then formed with openings for via holes. The openings are provided by exposure, development or irradiation with laser light
- 30 [0151] For the Interlayer resin insulating layer mentioned above, a thermosetting resin, a thermoplastic resin, a partially photosensitized thermosetting resin, or a complex resin comprising thereof can be used.
  - [0152] The above interlayer reain insulating inyer can be formed by coating with an uncared reain or an uncured reain film by pressure bonding under healing. As an alreamative, an uncured reain film carrying a metal layer, e.g. opoper foil, on one side can be bonded. When such a reain film is used, the areas of the metal layer which correspond to via holes are extend off, followed by includation with a laser beam to provide necessary opening.
- [0153] The above resin film formed with a metal layer may for example be a copper foil having resin film.
- [0154] As the interlayer resin insulating layer mentioned above, the layer formed of an achiesive for electrobless plating use can be used. The optimum achiesive for electroplating use is a dispersion of a cured acid- or oxidizing agent-soluble heat-resistant resin powder in a substantially acid- or oxidizing agent-insoluble uncured heat-resistant resin.

  This is because upon treatment with an acid or an oxidizing agent, the heat-resistant resin particles are dissolved and
- removed so that a roughened surface comprising narrow-necked bottle-like anchors can be provided.

  [0155] Referring to said adhesive for electroless plating use, the cured heat-resistant resin powder mentioned above,
- in particular, is preferably () a heat-resistant resin powder having an average particle diameter of not more than 10 μm, (2) a block powder available on aggregation of heat-resistant resin particles having an average particle diameter of ont more than 2 μm, (3) a mixture of a heat-resistant resin powder having an average particle diameter of 2 to 10 μm, and a heat-resistant resin powder having an average particle diameter of 2 to 10 μm, and a heat-resistant resin powder having an average particle diameter of more particle.
- comprising a heat-resistant resin powder having an average particle diameter of 2 to 10 µm and at least one of a heatresistant resin powder and an inorganic powder each having an average particle diameter of not more than 2 µm as achieved to the surface of the first-mentioned resin powder, ©s mixture of a heat-resistant resin powder having an severage particle diameter of 0.1 to 9, µm and a heat-resistant resin powder having an average particle diameter of over 0.8 µm to less than 2 µm, or @8 heat-resistant resin powder having an average particle diameter of 10 to 10 to 10 to 10 having a produce particle diameter of 10 to 10 µm.
  - m is preferred. With any of those materials, the more sophisticated anchors can be provided.

    [0156] The depth of the roughened surface structure is preferably Pimax = 0.01 to 20 µm. This is preferred for insuring a sufficient degree of adhesion. Particularly in the semi-additive process, the depth of 0.1 to 5 µm is preferred, for the
  - electroless plated metal layer can then be removed without detracting from adhesion.
     (0157) The substantially add to ordizing agent insoluble heat-resistant reain mentioned above is preferably a "complex resin comprising a thermosetting resin and a thermosplasic resin" for a "complex resin comprising a photosensitive resin and at thermosplasic resin". This is because while the former is highly heat-resistant, the latter's cauchle of forming not approximate the substantial resistant and the substantial resistant and

openings for via holes by a photolithographic technique.

[0158] The thermosetting resin which can be used as above includes epoxy resin, phenolic resin and polyimide resin. For imparting photosensitivity, the thermosetting groups are acrylated with methacrylic acid or acrylic acid. The optimum resin is an acrylated epoxy resin.

- 5 [0159] As the above-mentioned epoxy resin, there can be used novolac epoxy resins such as phenol novolac resin and cresol novolac resin and dicyclopentadiene-modified alicyclic epoxy resin.
  - [0160] As the thermoplastic resin, there can be used polyethersulfone (PES), polysulfone (PSF), polyphenylenesulfone (PPS), polyphenylene sulfide (PPES), polyphenylether (PPE), polyetherimide (PI) and fluororesin.
- [0161] The blending ratio of the thermosetting resin (photosensitive resin) to the thermoplastic resin, i.e. thermosetof thing (photosensitive) resin/thermoplastic resin, is preferably 95/5 to 50/50. This range contributes to a high level of touchness without compromise in heat resistance.
  - [0162] The blending weight ratio of said heat-resistant resin powder is preferably 5 to 50 weight % based on the solid matter of the heat-resistant resin matrix. The more preferable ratio is 10 to 40 weight %.
  - [0163] The heat-resistant resin powder is preferably an amino resin (melamine resin, urea resin, guanamine resin) or an epoxy resin, for instance.
- or as reprovy result, or instance.

  [0164] Further, an electroless plated metal layer is formed over said interleyer resin insulating layer (on the copper foll when a resin-contraining copper of its useod) inclusive of surface of openings and after placement of a resist, electropiating is performed to provide a conductor circuit and via holds.
- [0165] The electroplating is performed intermittently using said electroless plated metal layer as cathode and the plating metal as anode with the voltage between the anode and cathode being kept constant.
- [0166] Then, the resist is stripped off and the electroless plated metal layer is etched off.
  - [0167] The circuit board and printed circuit board formed by the electroplating process according to the first group of the present inventions, in which the conductor wiring or conductor circuit is made of copper, should satisfy the following conditions (a) and (b).
- 25 Thus, (a) as to crystallinity, the helf-width of X-diffraction of the (331) plane of copper is not greater than 0.3 deg, and (b) the variation in plating thickness of the copper layer (electrolated copper layer) as measured all over the surface of said substrate board (maximum thickness—inimimum thickness) were or thickness) is not creater than 0.4.
- [0168] When the half-width of X-ray diffraction of the (531) plane of copper is 0.3 dag, or larger, the residual stress will be increased and, in the case of a delicate pattern, there will be a risk for peeling. If the variation ((maximum tribicness-milimum thickness-milimum thickness-milimum thickness) average thickness) is greater than 0.4, impedance alignment may hardly be obtained. [0169] The reason for selection of the (331) plane of copper is that this is the plane revealing the most striking change in crystallinity in X-ray diffraction analysis.
  - [0170] The percent elongation mentioned above for the copper layer is preferably not less than 7%. If the elongation is less than 7%, cracks are liable to develop on cold thermal shock.
- 35 [0171] In the inventions of the first group, the purity of copper deposited is as high as 99.8% or more. Therefore, the Inherent ductility of copper is fully expressed to provide a high elongation rate.
  - [0172] The circuit board mentioned above includes printed circuit boards, IC chips and semiconductor devices such as LSI.
  - [0173] The first invention among inventions belonging to a second group is concerned with an electroless plating solution comprising an aqueous solution comparising on aqueous solution comparising on the control of a reducing accent . 0.2c to 0.06 mol/L of copper in on and 0.05 to 0.03 mol/L of trainer accided or a sall thereof.
  - [0174] The second invention among inventions of the second group is concerned with an electroless plating solution comprising an alkaline compound, a reducing agent, copper ion, tartaric acid or a saft thereof and at least one metal ion species selected from the group consisting of rickel lon, cobat ion and iron ion.
- 45 [0175] The preferred specific gravity of the electroless plating solutions according to the above first and second inventions is 1.02 to 1.10.
  - [0176] Furthermore, the preferred temperature of those electroless plating solutions is 25 to 40°C. In addition, the copper deposition rate of those electroless plating solutions is preferably 1 to 2 um/hour.
- 9 [1177] The third invention among inventions of the second group is concerned with an electroless plating process which comprises immersing a substrate in the electroless plating so lution of said first or second invention and performing electroless cooper plating with the deposition rate set to 1 to 2 un/hours.
  - [0178] In the above electroless plating process, said substrate is preferably provided with a roughened surface in advance.
- [0179] The fourth invention among inventions of the second group is concerned with a process for manufacturing a printed circuit board comprising immersing a real insulating substrate board in the electrolese plating solution of said lifet or second invention and performing electroless copper plating with the deposition rate set to 1 to 2 µm/nour to provide a conductor circuit.
  - [0180] The fifth invention among inventions of the second group is concerned with a printed circuit board comprising

- a resin insulating substrate board having a roughened surface and, as electroless plated layer thereon, a conductor circuit, wherein said electroless plated layer has a stress value of 0 to +10 kg/mm².
- [0181] The sixth invention among inventions of the second group is concerned with a printed circuit board comprising or a real insulating substrate beard having a roughened surface and, as an electrioses pixted layer threen, a conductor of circuit, wherein said electroless plated layer is complementary to said roughened surface and relatively increased in thickness in convex areas of the roughened surface as compared with conceive areas of said surface.
  - [0182] The concave and convex areas mentioned above mean the concave and convex parts of the primary anchor and do not refer to the secondary anchor formed on the convex part thereof or the like (ref. Fig. 16).
- [0183] The seventh invertion among inventions of the second group is concerned with a printed circuit board which comprises a substate board formed with a lower conductor circuit, an interlayer resh insulating layer thereon and an upper conductor circuit connected to said upper conductor circuit connected to said upper conductor circuit through via hoise, wherein said upper-layer conductor circuit comprises at least an electrolase plated matal film, said interlayer resh unsulating layer has a roughened surface, said electrolase plated metal film is complementary to said roughened surface throughout and the bottom parts of said via holes are also provided with a electroless plated layer in a thickness
- equal to 50 to 100% of the electroless plated layer formed on said interlayer reals insulating layer. (0184) The elighth invention among inventions of the second group is concerned with a printed circuit board comprising a real insulating substate board and as built thereon a conductor circuit comprising at least an electroless plated metal layer, wherein said electroless plated metal layer comprises copper and at least one metal selected from the group consisting of hiolois, from and cobait.
- [0185] In the printed circuit board according to the above eighth invention of the second group, the preferred content of said at least one metal selected from nickel, Iron and cobalt is 0.1 to 0.5 weight %.
- [0186] The electroless plating solution according to the first invention among inventions of the second group comprises an aqueous solution containing 0.025 to 0.25 moVL of a basic compound, 0.03 to 0.15 moVL of a reducing agent, 0.02 to 0.06 moVL of coper ion and 0.05 to 0.3 moVL of trataric acid or a self thereof.
- 25 [0187] The electroless plating solution according to the second invention among inventions of the second group comprises an equeous solution containing a basic compound, a reducing agent, copper ion, itartatic acid or a saft thereof and at least not on species selected from the group consisting of nickel ion, cobast in and iron ion.
- [0188] Since those electroless plating solutions contain tratraic action it is sail, the amount of hydrogen uptake in the plating metal deposit is so small that a tensile stross is generated in the plated metal layer. Since is absolute value is some anal compared with the conventional case (when EDTA is used as a comploxing agent) but appropriate, the plated metal layer adheres infiniteably to the substrate and hardly poses of from the substrate.
- [0193] Furthermore, by controlling the proportion of said basic compound within the range of 0.025 to 0.25 mol/L, and that of said reducing agent within the range of 0.03 to 0.15 mol/L, the deposition rate of the pleinip solution can be reduced to 1 to 2 µm/hr. Therefore, when a plating metal is deposited in the openings for via holes and a final final reduced to 1 to 2 µm/hr. Therefore, when a plating metal is deposited in the openings for via holes so that a sufficiently thick platiet metal film can be

formed even within fine via holes.

- [0199] Since the electrolese plating solution according to the above second invention of the second group contains at least one metal ion species selected from the group consisting of incide ion, costs in on ad iron in in addition to attack a call or a sait thereof, the evolution of hydrogen is suppressed with the result that an appropriate tensile stress is generated in the plated material layer to insure a good adhesion to the substrate and, hence, additional of the plated
  - metal from the substrate is hard to take place.

    [0191] The specific gravity of those electroless plating solutions is preferably adjusted to 1.02 to 1.10. This is because a plating metal can then be precipitated in the fine openings for via holes.
- [0192] The preferred temperature of those electroless plating solutions is 25t o 40°C. (The temperature is excessively a high, the deposition will be accelerated so much that the plating metal can hardly be deposited within fine openings for via holes. If the temperature is less than 25°C, it takes so much time to deposit the plated metal layer, therefor the temperature is not reactical.
  - [0193] Furthermore, the above electroless plating solutions preferably contain 0.01 to 0.05 weight % of nickel ion, iron ion and/or cobalt ion.
- 90 [194] By setting the concentration of rickel and/or other low within the above range, the concentration of said at least one metal on species selected from the group consisting of rickel, from and obtait lone can be controlled within the range of 0.1 to 0.5 weight % to thereby provide a plated metal film which is hard enough and shows good adhesion to the realin insulation lawer.
- [0195] Referring to the electroless plating solution according to the first invention among said inventions of the second group, said basic compound may for example be sodium hydroxide, potassium hydroxide or ammonla.
- [0196] The reducing agent mentioned above includes formaldehyde, sodium hypophosphite, NaBH₄ and hydrazine.

  [0197] The compound mentioned above as a copper ion includes copper sulfate and copper chloride.
  - f01981 The above-mentioned salt of tartaric acid includes the corresponding sodium salt and potassium salt and any

- of those salts may be the salt derived by substituting only one of the available two curboxly groups with the abovementioned particular metal or the salt derived by substituting both the carboxyl groups with the above-mentioned metal. [0193] Referring to the electroises plating solution according to the above second invention of the second group, the compound for providing sald nickel on includes nickel childride and hickel surfate, the compound for providing said obtait to includes cobalt childrides, and the compound providing for said into in includes iron childride.
- [0200] The third invention of the second group is concerned with an electroless plating process which comprises immersing a substrate in said electroless plating solution and performing copper electroless plating at the deposition rate set to 1 to 2 \( \mu\) m/hr as mentioned above.
- [0201] The fourth invention of the second group is concerned with a process for manufacturing a printed circuit board of which comprises immersing a real in insulating substant board in said delectroises plating solution and performing copper electroises plating by the above-mentioned electroises copper plating process to provide a conductor circuit.
  - [0202] The resin insulating substrate board mentioned above means not only a resin insulating substrate board not formed with a conductor circuit but a resin insulating substrate board formed with a conductor circuit and, in superimposition, further with an interlayer resin insulating slayer having openings for via holes.
- 15 [0203] In the above electroless plating process or in the above process for manufacturing a printed circuit board, the surface of resin insulating layer constituting said substrate and the resin insulating substrate is preferably a roughened surface.
- [0204] The roughened surface mentioned above comprises concave areas and convex areas and the plating metal is deposited tracing those concave and convex areas but the thickness of the deposit is larger in the convex areas of
- The two roughends surface than in the concave areas thereof and this thickness profile offers the following advantages.
  [2039] Thus, in the process generally called the semi-additive process which comprises disposing a plating resist, and electroless plated metal layer, performing electroplating to form a thick plated metal life, stripping off said plating resist, and estiming operation is asset when the context of the destroy of the destroy of the context of the destroy of the destroy
- the result that the insulation reliability of the resulting circuit is very satisfactory.

  [0206] The printed circuit board fabricated by the process for manufacturing a printed circuit board according to the
  - fourth invention of the second group has the following characteristics.

    [0207] Thus, the printed circuit board according to the fifth invention of the second group comprises a resin insulating
- 30 substrate board having a roughened surface and as built thereon a conductor circuit comprising at least an electroless plated metal film,
  - wherein said electroless plated metal film has a stress value of 0 to +10 kg/mm<sup>2</sup>.
- [0208] The sign of the above stress value is positive, i.e. +, which means that a tensile stress has been generated in the above-mentioned plated metal film. This stress can be measured with a spiral stress meter (manufactured by 5 Yamamoto Palating Co., Ltd.).
- [0209] Moreover, within the above stress range, the plated metal film does not undergo bilistering or peeling so that the connection reliability of the conductor circuits is high.
- [0210] The printed dirout board according to the sixth invention of the second group is a printed drout board comprising a resh insulating substrate board formed with a roughened surface and as but thereon a conductor circuit of comprising at least an electroless plated metal film, wherein said electroless plated metal film is complementary to said roughened surface and the thickness of said electroless plated metal film is relatively thick in the convex areas of the roughened surface and the thickness of said electroless plated metal film in the concave areas is relatively thin as compared with the convex areas thereof); the said roughened surface and the view of the convex areas is relatively thin as compared with the convex areas thereof).
- [0211] Therefore, when a conductor directlist to be formed by the semi-additive process mentioned above, the electricises placed metal film in the concave areas of said roughened surface, which is thinker than that in the convoix areas, can be more readily and completely stripped off, with the result that the problem of unetched residues is obviated in the etchine date pand at high inter-conductor installation dependability is assured.
- [0212] The printed circuit board according to the seventh invention of the second group is concerned with a circuit board which comprises a substrate board carrying a lower conductor circuit built-interior, an interfayer real insulating layer and an upper conductor circuit a built up with sald lower conductor circuit and upper circuit a
- interconnected by via holes, wherein said upper conductor circuit comprises at least electroless plated metal film, said interlayer resin insulating layer has a roughened surface, said electroless plated metal film is complementary to said roughened surface, and bottoms of said via holes also carry the electroless plated metal film in a thickness equal to 50 to 100% of the thickness of the electroless plated metal film on said infective reain insulating layer.
- [0213] The above printed circuit board is fabricated using the above-described electroless plating solution and, therefore, via holes can be provided because, even when the openings for via holes are as fine as 80 µm or less in diameter, a sufficiently thick plated metal film can be formed on the hole bottoms.

[0214] The printed circuit board according to the eighth invention of the second group comprises a reskin resulting substrate board and, as built thereon, a conductor circuit comprising at least an electrose splated metal film, wherein said electroses plated metal film comprises copper and at least one metal species selected from the group consisting of nicksi, in one and cotalt.

5 [215] Here, addition of a salt of such a metal on inhibits the uptake of hydrogen into the plated metal to reduce the compressive stress of plating so that the resulting film may have an improved schedulor to the resin insultating layer. Furthermore, those metals form alloys with copper to increase the hardness of the plated metal film, thus contributing turther to the othesion to the resin insultating layer.

[0216] An electrodeposition layer which is high in hardness and adhesion to the restn insulating layer can be obtained:

when the content of said at least one metal species selected from among nickel, iron and cobalt is within the range of
0.1 to 0.5 weight %.

[0217] The technology for manufacture of printed circuit boards according to the inventions of the second group is now described, taking the semi-additive process as an example. (1) First, a substrate board carrying an inner-layer copper pattern (lower conductor circuit) on the surface of a core board is constructive.

15 [213] Formation of the conductor drout on the core board can be achieved typically by a process which comprises a chibing a copper-deal aiminate board socraft on go predetermined pattern, a prosess which comprises depositing an electroless plating eithers board so remain a substrate board, polymind substrate board, commis substrate board, polymind substrate board, commis substrate board, polymind substrate board, commis substrate board or metal substrate board, roughening the entheleve layer to impart a roughened surface and performing electroness plating, or a process which comprises performing electroness plating all over said roughened surface, disposing are plating results, performing electroness, plating and are processed and performing electroness plating all over said roughened surface, disposing or a plating results, performing electroplating over the areas other than the plating resist areas, stripping of the plating resist and performing electroness.

[0219] In addition, the surface of the conductor circuit of the above circuit board may be formed with a roughened surface or a roughened layer.

25 [0220] The roughened surface or roughened layer mentioned above is preferably formed by any of sanding, etching, blackening-reduction, and plating techniques.

[0221] Blackening-reduction, among the above techniques, is preferably carried out by a method using a blackening bath (oxidizing bath) comprising an aqueous solution of NaOH (20 g/l), NaClO<sub>2</sub> (50 g/l) and Na<sub>2</sub>PO<sub>4</sub> (15.0 g/l) and a reducing bath comprising an aqueous solution of NaOH (2.7 g/l) and NaBH, (1.0 g/l).

[0222] The preferred procedure for forming a roughened layer by a plating technique comprises performing electroness plating using an electroless plating solution (pt-9) containing coper suitate (1 to 40 g/l), ricked suitate (0.1 to 8.0 g/l), citric said (1 to 12 g/l), sodium hypophosphite (1 to 10 g/l), bone aid (1 to 10 40 g/l) and a suirdeart (Surfinol 45, Rissin for hermizel industries, Ltd.) (0 to 10 g/l) per provide a roughened layer composed of Cu-NP-9 later.

[9223] The crystal of the plated metal deposit formed within the above range has an acicular structure which has an of sexellent anchor effect. This electroless plating bath may contain a complexing agent and various additives in addition to the above compounds.

[0224] The method for providing a roughened layer by etching includes a process which comprises permitting an etching solution containing a cupric complex compound and an organic acid to act upon the surface of the conductor circuit in the presence of convene to thereby roughen said surface.

40 [0225] In this case, etching proceeds according to the chemical reactions represented by the following expression (1) and expression (2).

Cu + Cu(II)
$$A_n \to 2Cu(I)_{An/2}$$
 (1)  

$$\downarrow \qquad \qquad \downarrow \qquad$$

45

(wherein A represents a complexing agent (which functions as a chelating agent) and n represents a coordination number).

[0228] The cupic combination mentioned scoper is preferably a cupic azole compiler. This cupic azole edats as an oddizing agent mich oxidates mentioned scoper of the like. The azole mich grow oddizing agent with oxidates mentioned capacity of the like. The azole middazole, a statical or a static

- [0227] To insure dissolution of copper oxide, an organic acid is used in association with the cupric azole complex. The organic acid includes formic acid, asetic acid, propionic acid, butlyric acid, valeric acid, caproic acid, sorpic acid, protonic acid, valic acid, mathor acid, succinic acid, gituaric acid, maleic acid, benzole acid, glocalic acid, malic acid and sulfamic acid. Those acids may be used each independently or in a combination of two or more species.
- [0228] The preferred organic acid content of the etching solution is 0.1 to 30 weight %. In this range, the solubility of oxidized copper and the solution stability can be sufficiently insured. As expressed by the above expression (2), the cuprous complex generated is dissolved under the influence of the acid and binds oxygen to form the cupric complex, thus contributing to the exidation of copper again.
- [0229] To assist in the dissolution of copper and the oxidizing action of the azole compound, the etching solution mentioned above may be supplemented with a halide ion or, Enundried ion of bromride ion. The halide ion may also be supplied by adding hydrochloric acid, sodium chloride or the like. The halide ion content of the etching solution is preferably 0.01 to 20 weight? \( \times \), in this range, a good adhesion can be insured between the roughened surface and the interlayer resin insulation layer.
- [0230] In preparing the etching solution, said cupric azrole complex and organic acid (where necessary, one having a halide ion is used) are dissolved in water. As said etching solution, a commercial exching solution, for example: Mosck Etch Bond\*, trade mark, manufactured by Meck Co., Ltd., can be used. The etching amount, when the above etching solution is used, is preferably 0.1 to 10 µm, the optimum range being 1 to 5 µm. If the etching amount exceeds 10 µm, a connection defect occurs between the roughened surface and the x hole conductor. On the other hand, if the etching amount is less than 0.1 µm, the adhesion to the interlayer resin insulating layer to be built thereon will not be sufficiently be.
  - [0231] The roughened layer or roughened surface may be covered with a layer made of a metal having an ionization tendency greater than copper but not greater than titanium or notice metal layer (hereinlater refered to se the metal layer). The metal mantioned above includes titanium, aluminum, zhor, ion, indium, malhum, cobalt, nickel, fin, lead and bismuth. The noble metal includes gold, silver, platinum and palladium. Those metal species may be used either independently or in a combination of two or more species to form a pluratily of layers.
  - [0232] Such a metal layer covers the roughened layer and roughens the interlayer resin insulating layer to prevent local electrode reactions and thereby protect the conductor circuit against dissolution. The preferred thickness of such a metal layer is 0.1 to 2 um.
- [0233] Among the metals used to constitute said metal layer, tin is preferred. This is because tin may form a thinner layer on lectroless substituted plated layer faithfully tracing the roughened layer.
  - [0234] To form a metal layer composed of tin, substitution plating is carried out using a tin borofluoride-thicures containing solution, in this case, an Si jayer aboud, 10 to gun thick is formed by the Cu-Sn substitution reaction. To form a metal layer composed of a noble metal, sputtering or vapor deposition can be used, for instance.
- 39 [0235] The core substrate board may be equipped with plated-through holes so that the wiring layer on the face side and the reverse side may be electrically connected through said plated-through holes.
- [0236] Moreover, between the plated-through holes and conductor circuits of the core board, a low-viscosity resin such as bisphenol F apoxy resin may be filled in to insure evenness. (2) Then, the substrate board prepared as above in (1) is could with a organic solvent-containing resin composition for preparation of a roughened surface and the coat is dried to provide a layer of the resin composition for preparation of a roughened surface.
  - [0237] The resin composition for preparation of a roughened surface mentioned above is preferably a composition comprising an uncured heat-resistant resin matrix, which is hardly soluble in a roughing solution comprising at least one member selected from the group consisting of an acid, an alkaliar and an oxidizing agent, and, as dispersed therein, a substance soluble in said roughening solution comprising at least one member selected from the group consisting of an acid, an alkalia and an oxidizing agent.
- [0238] The terms "hardly soluble" and "soluble" are used here in connection with the inventions of the second group to mean that, when Immersed in the same roughlening solution for the same duration of time, the substance which dissolves at a relatively high dissolution rate is described as being "soluble" and the one which shows a relatively low dissolution rate is described as being "hardly soluble", for convenience's sake.
- 59 [0239] As the heat-resistant resin matrix mentioned above, a thermosetting resin or a complex resin composed of a thermosetting resin (inclusive of one in which some of the thermosetting groups have been photosensitized) and a thermopleatic resin, for intranane, can be used.
  - [0240] The thermosetting resin mentioned above includes epoxy resin, phenolic resin, polyimide resin and thermosetting polyelian resins. Photosensitization of the thermosetting resin, referred to above, can be achieved by (meth) sorplating the thermosetting groups of the resin with methacrypic acid or acrylic acid. The most preferred example is a
    - (meth) acrylated epoxy resin.

      [0241] The epoxy resin mentioned above includes novolac epoxy resin and alicyclic epoxy resin.
    - [0242] The thermoplastic resin mentioned above includes polyethersulfone, polysulfone, polyphenylenesulfone.

polyphenylene sulfide, polyphenyl ether and polyetherimide.

[0243] The goal power mentioned substance soluble in said roughening solution comprising at least one marber selected.

If you consisting of an acid, an alkall and an ordiditing agent it perientizely at least one member selected from the group consisting of an inorganic powder, a resin powder, a metal powder, a rubber powder, a liquid-phase resin and a liquid-phase rubber.

[0244] The inorganic powder mentioned above includes powders of silica, alumina, calcium carbonate, talc and dolomite. Those substances can be used either independently or in a combination of two or more species.

[0245] The alumina powder mentioned above can be dissolved and removed with fluoric acid and the calcium carbonate powder can be dissolved and removed using hydrochloric acid. The sodium-containing silica and dolomite can be dissolved and removed with an acueous a Ikaline solution.

[0246] The resin powder mentioned above includes amino resin (e.g. melamine resin, urea resin, guanamine resin, atc.), epoxy resin and bismalelmide-triazine resin. Those resins can be used either independently or in a combination of two or more species.

[0247] As said epoxy resin, either the resin soluble in acids and oxidizing agents or the resin hardly soluble therein can be freely prepared by selecting kind of oligomers and curing agents. For example, whereas the resin obtainable by curing bisphenol A epoxy resin with an amine series curing agent is readily soluble in chromic acid, the resin obtainable by curing cresol novoles epoxy resin with an imidiazole series curing agent is hardly soluble in chromic acid. (0248) it is essential that said resin powder be cured in advance. Unless cured shade of time, the resin powder dissolved off with an acid or an oxidizing agent.

[0249] The metal powder mentioned above includes powders of gold, silver, copper, tin, zinc, stainless steel and aluminum. Those metal powders can be used either independently or as a mixture of two or more species.

[0259] The rubber powder mentioned above includes adviplinitie-butadiene rubber, polychicoprene rubber, apolyticoprene rubber, apolyticop

example, a mixture of an uncured epoxy oligomer and an amine series curing agent can be mentioned.

[0252] As the liquid rubber, a solution of the above-mentioned rubbers in uncured state can be used.

[0253] In preparing said photosensitive resin composition using said liquid resin or liquid rubber, these substances of should be selected to insure that said heat-resistant resin matrix and the selected soluble substance will not form a homogeneous mixture (i.e. but will form discrete phases).

[0254] By using the heat-resistant matrix resis and soluble substance selected according to the above criterion, there can be obtained a photosensitive resis composition in which many islands of said liquid real or icritiquit robust reasonable control in an ocean of said heat-resistant resis matrix are scattered in an ocean of said heat-resistant resis more control in an ocean of said four terms or involved robust control in an ocean of said four terms or involved robust control in an ocean of said four terms or involved robust control in an ocean of said four terms or involved robust control in an ocean of said four terms or robust control in an ocean of said four terms or robust control in an ocean of said four terms or robust control in a control in the said four terms or robust control in a control in the said four terms or robust control in a control in the said four terms or robust control in the said four terms or robu

[0255] After curing of such a photosensitive resin composition, the liquid resin or liquid rubber forming said ocean or said islands, as the case may be, is removed, whereupon the objective roughened surface is obtained.

[0258] The acid which can be used as eadir roughening solution includes phosphoric acid, hydrochloric acid, sulfurior lead and a variety of organic seles such as forms acid and act exide, remon others, eithough an organic acid lis preferably used. This is because when an organic acid is used for roughening, it does hardly corrode the metal conductor layer exposed from via holes.

[0257] As the oxidizing agent mentioned above, chromic acid or an aqueous solution of an alkali permanganate (e. g. potassium permanganate), for instance, is preferably selected.

[0258] The alkali mentioned hereinbefore is preferably an aqueous solution of sodium hydroxide or potassium hydroxide, for instance.

[0259] In the second group of the present invention, wherein said inorganic powder, metal powder or resin powder is used, the average particle diameter of the powder is preferably not greater than 10 µm.

[0260] Particularly, even if a mixed powder is not greater than 2 µ m in average particle dismeter, the use of the mixed powder which actually compress a coaxse powder having a relatively large average particle dismeter and the powder having a relatively small average particle dismeter will eliminate residues of undissolved electroless plated undard, reduce the amount of the palidation catalyst undermeath the plating resist and, moreover, provide a shallow template x reughened surface. By providing such a roughened surface of complexity, a practically useful peel strength and he imparted even with a shallow roughened death profile.

[0261] The reason why a shallow but complex roughened surface can be provided by using said coarse powder and fine powder in combination is that because the average particle clameter of even the coarse powder is less than 2 µm, the anchors available upon dissolution and removal of the particles are small in depth and, at the same time, because the particle removed is actually a mixture of a coarse powder having a relatively large particle size and a fine powder having a relatively range particle state.

- [O262] Furthermore, since the average particle diameter of even the coarse powder used is less than 2 µm, there is no risk for clearances arising from excessive roughening, so that the resulting interlayer resin insulating layer is excellent in interlayer insulation.
- [0263] It is preferable that the average particle diameter of said coarse powder be over  $0.8 \,\mu m$  but less than  $2.0 \,\mu m$  and that of said fine powder be 0.1 to  $0.8 \,\mu m$ .
  - [0284] Within the above range, the depth of said mulphend surface is approximately Praxe-0 jurn, and in the semididitive process, it is not only easy to eith off the electroless plated metal deposit but sale on easy to remove the Pd catalyst beneath the electroless plated metal deposit and, moreover, a practically useful peel strength of 1,0 to 1,3 kg/ cm and be insuran.
- 10 [0265] The organic solvent content of the above resin composition for preparation of roughened surfaces is preferably not more than 10 weight %.
  - [0266] Coating with the resin composition for preparation of roughened surfaces can be carried out using a roll coater or a curtain coater, for instance.
  - (3) The resin composition layer for preparation of roughened surfaces formed in (2) above is dried to a semi-hardened state and, then, provided with openings for via holes.
  - [0267] In the dry state of the resin composition layer for preparation of roughened surface, the thickness of the resin composition layer on the conductor direut pattern is small while the thickness of the plain layer having large area is large and, moreover, the interlayer recein insulating layer has been conrugated due to the non-uniformity in level of the conductor circuit area and the non-circuit area. Therefore, the surface of the interlayer resin insulating layer layer preferably smoothened by pressing with a nethal plate or roll under heating.
  - 1028B. The openings for via holes are formed by a process which comprises exposing the real composition layer for preparation of roughened surface imagewise to ultraviolet or other light and developing. For exposure and development, a photomask (preferably a glass substrate) marked with a pattern of black dots in the a rease corresponding to said openings for via holes is placed with its patterned side in infirmate contact with the roughened surface-forming real composition layer and, in this state, excourse and development are carried out.
  - (4) Then, the roughened surface-forming resin composition layer is cured to provide an interlayer resin insulating layer, which is then roughened.
- [0269] The roughening trealment comprises removing said at least one soluble substance selected from the group consisting of an inorganic powder, a realist powder, a metal powder, a realist powder, a rubber powder is injudir deside and siguid rubber, of which exists on the surface of said interlayer realn insulating layer with a roughening solution such as said acid, oxidizing agent or alkalf. The doubt of roughening is preferably about 1–5 units.
- (5) Then, a catalyst nucleus is applied to the circuit board comprising the roughened interlayor resin insulating layor. (2070) This application of a catalyst nucleus is preferably carried out using a noble metal on or a noble metal colloid. Generally, palladium chloride or colloids palladium is used. A heat treatment is preferably carried out for immobilizing the catalyst nucleus. The preferred catalyst nucleus is palladium.
- (6) Then, an electroless plating metal is deposited all over the roughened surface. As the electroless plating solution, the above-desorbad electroless plating solution according to the accord group of the present invention is amployed. [0271] With regard to the plating batin formula, a preferred example is an aqueous esolution containing NISCs (0.001 to 0.003 mol/L), copper sulfate (0.02 to 0.04 mol/L), tartain each (0.08 to 0.16 mol/L), addum hydroxide (0.08 to 0.08 mol/L) and STY formaddryky do 0.08 to 0.08 mol/L). The thickness of the electroless metal deposs its preferably 0.1 to
- 5 µm, more preferably 0.5 to 3 µm.

  (7) Then, a photosensitive resin film (dry film) is laminated onto the electroless plated metal layer and a photomask (preferably a glass substrate) marked with a plating resist pattern in eart in intimate contact with the photosensitive resin film. Thereafter, exposure and development are carried out to form a plating resist pattern.
- 45 (8) Then, the resist-free surface is electroplated to form the conductor circuit and via holes.
  [0272] As the above-mentioned electroplating, copper electroplating is preferred to use and the plating thickness is
  - [UZ/2] As the above-mentioned electropiating, copper electropiating is preferred to use and the plating thickness is preferably 1 to 20 µm.

    (9) After removal of the plating resist, the electroless plated metal deposit is removed using an etching solution con-
- taining sulfuric acid-hydrogen percoid emitture, sodium persulfate, emmonium persulfate, ferrit chioride or cupic cohoride to provide an leotated conductor circuit. Since he palladium catalyst nucleus is a finultaneously removed by said etching, it is not particularly necessary to semove the palladium catalyst nucleus using chromic acid or the like. (10) Than, the surface of the conductor circuit is provided with a roughened leyer or roughened surface.
- [0273] Formation of said roughened layer or roughened surface is carried out by the procedure described above in (1), (11) Then, using said resin composition for preparation of roughened surface, an interlayer resin insulating layer 5 is formed on the above substrate board in the same manner as described above.
  - (12) Then, the steps (3) to (10) are repeated to form an upper-layer conductor circuit and, then, planar conductor pads to serve as solder pads, via holes, etc. are formed. Finally, a solder resist layer and solder bumps are formed to complete the manufacture of a printed circuit board. While the above description pertains to the semi-additive process, the full-

additive process may likewise be used.

5

15

20

25

[0274] The first invention of the third group is concerned with a process for manufacturing a multilayer printed circuit board comprising at least the following steps (1) to (5).

- (1) A step for thinning the copper foil of a copper-clad laminate by etching
  - (2) A step for piercing through holes in said copper-clad laminate
  - (3) A step for forming plated-through holes in the resulting holes by plating said copper-clad laminate
- (4) A step for constructing a conductor circuit by pattern-etching the copper foil and plated metal layer on the surface of said copper-clad laminate
- (5) A stop for building up an intertayer resin insulating layer and a conductor layer in an alternate fashion over said conductor curcuit.

[0275] The second invention of the third group is concerned with a process for manufacturing a multilayer printed circuit board comprising at least the following steps (1) through (7).

- (1) A step for thinning the copper foil of a copper-clad laminate board by etching
- (2) A step for piercing through holes in said copper-clad laminate board
- (3) A step for depositing a conductor layer on said copper-clad laminate board
- (4) A step for disposing a resist over the area other than the conductor circuit-forming and the area of platedthrough hole
  - (5) A step for forming a conductor circuit and plated-through holes by plating the resist-free area
  - (6) A step for stripping the resist off and etching the conductor film and copper foil underneath the resist
- (7) A step for building up an interlayer resin insulating layer and a conductor layer in an alternate fashion over said conductor circuit.

[0276] In the above process for manufacturing a multilayer printed circuit board, the step of piercing through holes in said copper-clad laminate can be carried out using a laser or a drill.

[0277] In the step of thinning the copper foil of said copper-clad laminate board by etching in the first and second inventions of the third group, the thickness of copper foil is roduced preferably to 1 to 10 µm, more preferably 2 to 7 µm. 

[0278] The third invention of the third group is concerned with a multilayer printed dirout board comprising a core board having a conductor circuit, a buildup wring layers obtainable by

board having a conductor circuit and, as disposed on said conductor circuit, a buildup wrimg layers obtainable by building up an interlayer reain insulating layer and a conductor layer afternately, with via holes interconnecting the conductor layers, which has technical properties that the thickness of the conductor circuit on the core board is restricted to a maximum of 10 um over the hickness of the conductor layer on the than 7 um.

35 [0279] It is also preferable that the above-mentioned interlayer resin insulating layer.

[0280] Preferably the thickness of the conductor circuit on said core board is not greater by more that said core board comprises a copper-dad laminate and that the conductor circuit on the core board comprises the copper foil of said copper familiate and a plated metal layer.

- [0231] The fourth invention of the third group is concerned with a process for manufacturing a multilayer printed circuit beard which comprises thinning the copper foil of acoppor-deal aliminate by exhibit, pattern-dething, pattern-dething, the copper foil of said copper-deal animates board to form a conductor circuit, and building up an interlayer restin insulating layer and a conductor layer in an alternate feathin over each conductor recircuit, wherein the thickness of the conductor circuit on said core board is restricted to a maximum of 10 µm in excess over the thickness of the conductor layer on the interlayer resis insulating layer.
- 49 (2022) In the process for manufacturing a multilayer printed circuit board according to the first invention of the third group, the thickness of the copper fold of anopper-dad laminate is restuded by delibring. Then, plating is performed to form plated-through holes. In this step, a plated metal film is formed on the copper foll. The copper foll carrying this plated metal film is pattern-extend to construct or conductor circuit. Since the copper foll, the copper foll and plated metal film to constitute a conductor circuit in back one could be intolkness.

(2033) Furthermore, while interlayer resin insulating layers and conductor layers are built up in alternate succession on the copper-clad ideminate forming said conductor circuit, the combined thickness of the copper foil and plated has fill informing said conductor circuit will not be small and much different from the thickness of the conductor layer on the interlayer resin insulating layer so that an impedance alignment can be obtained between said conductor circuit on core board and the conductor layer on the interlayer resin insulating layer. As a result, high-frequency characteristic

of the multilayer printed circuit board can be improved.

[0284] In the process for manufacturing a multilayer printed circuit board according to said second invention of the third group, which comprises thinning the copper foil of a copper-ciad laminate by etching, forming a uniform conductor

film thereon, plating the resist-free area to construct a conductor circult, stripping the resist off and etching the conductor film and copper foil under the resist, the copper foil is thinned by etching in the first place so that the combined thickness of conductor film and cooper foil is reduced, contributing to the implementation of an elaborate circuit pattern.

- [0285] Furthermore, while an interlayer realn insulating layer and a conductor layer are thus built up alternately on a copper-clad animate formed with said conductor circuit, the combined thickness of the copper foil and plated metal film forming said conductor circuit has been reduced and is not much different from the conductor layer on the interlayer reasin insulating layer, with the result that an impedance/alignment is obtained between the conductor forciul on the core board and the conductor layer on the interlayer reasin insulating layer, thus contributing an improved high-frequency characteristic of the multilaver printed circuit bords.
- [0286] In the above step of piercing through holes in said, copper-ciad laminate, when piercing through holes by means of a laser-beam, for instance, to him the copper-foil by etching in advance suppresses the conduction of laser light as a thermal energy through the copper-foil, so that the through holes can be easily pierced by a laser beam.
  [0287] In the case of piercing through holes with a drill, through holes can also be easily pierced in the copper-clad
- 15 [0288] In the above step of trinning the copper (oil of the copper-clad laminate by etching, controlling the thickness of the copper oil within the range of 1 to 10 jm leads to a reduced combined thickness of the copper foil and plated motal film constituting the conductor circuit so that an elaborate circuit can be formed by pattern etching. Moreover, since the differential in thickness between the conductor circuit on core board and the conductor layer on the letterlayer real in insulating layer can be a small, the impedances of both layers can be easily slighted.
- 20 (2028) The optimum copper fol bhickness is 2 to 7 yr. m. Generally, a rosin filer is filled in between the conductor circuits formed on the surface of a core board os as to proprise a file surface and, there, an interlayer rest initializing layer is formed thereon but, in accordance with this invention, the interlayer resh insulating layer anturally assurmes a filter surface on the internal reviewillon function of the interlayer resh insulating layer naturally assurmes.
- [0290] Furthermore, the core board may have been provided with plated-through holes. In the second invention as mong inventions of the third group, the difference between the thickness of the plated-through hole conductor and the thickness of the conductor circuit on the interlayer resin insulating layer is so small that an impedance alignment between the two conductors can be more easily attained.
  - [0251] In the multilayer printed circuit board according to the third invention of the third group, the thickness of the conductor circuit on the core board is restricted to a maximum of 10 ym in excess of the thickness of the conductor or layer on the interlayer resin insulating layer. Since the thickness of the former is not much different from and the conductor layer on the interlayer resin insulating layer, an inpedance alignment can be easily attained between the conductor invention of the interlayer resin insulating layer, with the result that the high-frequency characteristic of the multilayer printed circuit board can be improved.
- [0222] It is preferable that the thickness of the conductor circuit on the core board be not greater than the conductor of layer on the interlayer reals installed relayer by more than 7 µm. If the hickness difference between the conductor circuit on the core board and the conductor layer on the interlayer reals installing layer is too large, a heat cycle-associated stress may develop to cause crosks in the interlayer reals installing layer.
  - (223) The process for manufacturing a multilayer printed circuit board according to the fourth invantion of the third group comprises thinning the copper foil of a copper-clad laminate by eithining pathemosphining the copper foil of the copper-clad laminate by eithining pathemosphining the copper foil of the copper-clad laminate by eithining pathemosphinining the compression of the copper-clad laminate by eithining pathemosphinining the compression of the conductor circuit, building up an interlayer resemble the buildings of the conductor circuit of a said core board is restricted to a maximum of 10 µm over the thickness of the conductor circuit on a said core board is restricted to a maximum of 10 µm over the thickness of the conductor circuit on the interlayer resin insulation laws.
- [0294] In accordance with this production process, detailed patterning and impedance alignment can be simultane-45 ously accomplished.
- [0255] Meanwhile, Japanese Kokal Publication Heir-2-2887 discloses a process for manufacturing a thin coopercited substrate board by a 25 to 90% etch of copper foil but this publication does not describe, or even suggest, the manufacture of a multilayer printed circuit board having a multilayer or structure, nor does it address to a problem of an impedance elignment between the conductor circuit on a core board and a conductor layer on an intentegre real insulation layer which is mentioned in this invention of the third group, thus differentiating itself from this invention
- belonging to the third group. (6286) The copper-clad faminate which can be used in the inventions of the third group includes various preprega such as a glass cloth-epoxy resin prepreg, a glass clothbismale/mide triazine resin prepreg, a glass clothfulcorosain prepreg or the like, aschi claded with copper foll. As the copper-dad laminate board, both a two-selve copper-dad
- iaminate and a one-side copper-clad laminate can be used and a two-side copper-clad laminate is most preferred. (0297) Adjustment of the tickness of copper foil is effected by otenhig. The specific technique within can be used includes chemical etching with an aqueous sulfuric acid-hydrogen peroxide solution or an aqueous solution of ammonium nersulfate, cupic cholded or fertic chloride or or thissail etchina such as in beam etching.

- [0298] In the inventions belonging to the third group, the etching rate is preferably 0.001 to 10 µm/min., particularly 0.01 to 0.3 µm/min. If the etching rate is too fast, thickness control will be difficult and a variation in thickness will be large. Conversely, an excessively slow etching soeed will not be practically acceptable.
- [0299] The etching temperature is preferably 20 to 80°C. The etching can be effected by whichever of spraying and dipping.
- [0300] The optimum variation in the etch-reduced thickness of copper foil is not greater than ±1.0 μm.
- [0301] The thickness of said copper-clad laminate is preferably 0.5 to 1.0 mm. If the laminate is too thick, it cannot be neatly piecced, and if it is too thin, warpage tends to take place.
- [0302] The laser for use in the formation of through holes in the inventions of the third group is preferably a shorttion pulse carbon dioxide laser with an output of 20 to 40 mJ and a pulse duration of 10<sup>-4</sup> to 10<sup>-8</sup> seconds. The number of shots may be 5 to 100 shots.
  - [0303] When plated-through holes are formed by metallizing the inner walls of through holes using an electroplating, electroless plating, sputtening or yapor deposition technique, too, a filler may be filled into the plated-through holes. 10304! The metallized inner walls of plated-through holes may be roughened.
- 15 [0305] When the inner walls of plated-through-holes are metallized, the thickness of the copper foil and the metal layer (e.g. electroless plated metal layer) is preferably 10 to 30 µm.
  - [0306] As the filler, fillers comprising bisphenol Fepoxy resin and inorganic particulate fillers such as silica, alumina, etc., and those comprising particulate metal and particulate resin and the like can be used.
  - [0307] The substrate board thus formed with plated-through holes is then provided with a conductor circuit. The conductor circuit is formed by an etching technique.
- [0308] The surface of the conductor circuit is preferably roughened for improved adhesion.
  - [0309] Then, an interlayer resin insulating layer comprising insulating resin is constructed.
  - [0310] As the insulating resin which can be used for the formation of said interlayer resin insulating layer, the same resins as those mentioned for the inventions of the first group can be used.
- 25 [0311] in the inventions of the third group, the interlayer realn inquisting layer may comprise an adheave for electrostess planting use. The surface of the insulating pere interver can be roughened by for example, incorporating a powder soluble in an acid or oxidizing agent in the heat-resistant reain in advance which is hardly soluble in the acid or oxidizing agent and and advance which is hardly soluble in the acid or oxidizing agent.
- [0312] The heat-resistant resin powder mentioned above includes powders of various arrino resins (melarnine resin, are resins), guanamine resin, due, popxy resins (the optimum resin is a bisphenol epoxy resin cured with an amine series curing agent), bismalelimide-triazine resin and other heat-resistant resins.
  - [0313] Where necessary, such an adhesive for electroless plating use may be supplemented with a cured heatresistant resin powder, an inorganic powder and/or a fibrous filler.
- [0314] The heat-resistant resin powder mentioned above is preferably at least one member selected from the group of consisting of (1) a heat-resistant resin powder having an average particle diameter of not more than 10 µm, (2) a flocutisted particle derived from heat-resistant resin particles having an average diameter of not more than 2 µm, (3) a mixture of a heat-resistant resin particles having an average diameter of 2 to 10 µm and a heat-resistant resin powder having an average diameter of 2 to 10 µm and, as adhered to the surface thereon, at least one member selected powder particles.
- 40 from the group consisting of a heat-resistant realn powder or inorganic powder having an average particle diameter of not more than 2 µm, (5) a mixture of a heat-resistant realn powder having an average particle diameter of more than 0.8 µm but less than 2.0 µm and a heat-resistant resin powder having an average particle diameter of 0.1 to 0.8 µm and (6) a heat-resistant powder having an average particle diameter of 0.1 to 1.0 µm. This is because those powders are caseled of ortwiding the more compoler youthend surface.
- 45 [0315] The interlayer resin insulating layer can be formed with openings by means of a laser beam or by actinic light exposure and development.
  - [0316] Then, a catalyst for of the derolices picking use, such as a Pd catalyst, is applied and the interior of the openings or vir he lose is placed to form the required via holes and so addition, a conductor circuit is formed on the surface of the insulating resin layer. After an electroless picked metal fill in of formed on the finer walls of the openings and all over the surface of the insulating resin layer. After an electroless picked metal fill is disposed and electropidizing is carded out, the platting resist is disposed and electropidizing is carded out, the platting resist.
  - is then stripped off and a conductor circuit is formed by etching.

    [0317] The fourth group of the present invention is concerned with a technology for manufacturing a multilayer printed circuit board which composis forming an interlayer insulating layer on a substrate board carrying a bottom-layer con-
  - ductor croati, pleroing openings in said interlayer insulating layer, imparting electrical conductivity to the surface of said interlayer insulating layer and inner walls of openings, filling up the openings by electroplating to provide via holes, and then forming an upper-layer conductor circuit, wherein said electroplating is performed using a plating solution comprising an aqueous solution containing 0.1 to 1.5 mmo/L of at least one additive selected from the group consisting of a thiorune, a cyardied and a powlativipen covide and a metal ion spocies.

#### FP 1 117 283 Δ1

- [0318] In the above process for manufacturing a mutitlayer printed circuit board, an aqueous solution containing 0.1 to 1.5 mmol/L of at least one additive selected from the group consisting of thioureas, cyanides and polyalkylene exides and a metal ion species is used as the electroplating solution.
- [0319] The above-mentioned additive for incorporation in the electroplating solution is by nature ready to be adsorbed on the surface of conductive substances such as metals. Therefore, the additive is deposited on the surface of the interlayer insulating layer and the inner walls of the openings, which have been made conductive in advanced.
  - [0320] However, since the rate of deposition of said additive depends on the rate of diffusion, the deposition does not take place at a uniform rate but rather the additive is adhered to more readily on the conductivity-imparted surface of the Interdayer insulating layer (the lands of via holes and the wiring), not adsorbing into the openings.
- © (0321) The deposited additive acts as a plating limitation to Interfers with the deposition by electroplating. Therefore, the metal ion is preferentially precipitated in the openings for via holes in the course of electroplating, while the ion is harder to be deposited on the conductivity-imparted surface of the insulating layer. As a result, whereas the interfors of openings for via holes are filled up with the metal deposit, the thickness of the conductor circuit-forming metal film on the surface of the insulation lawer is not increased as much. Thus, the filling of openings for via hole swith the alating.
- metal and the formation of a circuit board are concurrently achieved.
  - [0322] As the additive mentioned above, at least one member selected from the group consisting of thioureas, cyanides and polyalkylene oxides can be employed.
  - [0323] The thiourea mentioned above is preferably at least one compound selected from the group consisting of thiocarbamide (which is also known generally as thiourea) and isothiourea.
- 20 [0324] The cyanide mentioned above is preferably an alkali metal cyanide. The alkali metal cyanide includes sodium cyanide and potassium cyanide.
  - [0325] The preferred species of said polyalkylene oxide is polyethylene glycol.
  - [0326] In the invention of the fourth group, those additives can be used each independently or in a combination of two or more species.
- 25 [0327] The concentration of said additive is 0.1 to 1.5 mmol/L.
  - [0328] If the amount of the additive is less than 0.1 mmolfL, the additive will not be deposited on the inner waits of openings for via holes at all so that the metal to precipitate out in excess in the interior for penings for via becausing an excess billister of the deposited metal from the openings, while the metal in mill not precipitate appreciable on the conductor circuit. If the amount of the additive will, the additive will be deposited are much on
  - the interior of openings for via holes as on the conductivity-imparted surface of the insulating layer, with the result that the openings cannot be filled up with the plating metal.
  - [0329] Particularly when a thiourea is used as the additive, its concentration is preferably 0.3 to 0.5 mmol/L, for in this range the openings for via holes will present with a flat smooth surface.
  - [0330] The metal ion species to be incorporated in the electroplating solution for use in this invention of the fourth group includes copper ion, nickel ion, cobalt ion, tin ion and gold ion.
  - [0331] As the cooper plating solution, an acueous solution containing copper sulfate and sulfurio acid is preferably used. The preferred nickel plating solution is an equeous solution containing either incise sulfate or nickel childrise and borio acid. The cobalt plating solution is preferably an aqueous solution containing either cobalt childride or basic cobast actionate and hypophosphorous acid. The full painting solution is preferably an aqueous solution of the notroide. The incidence of the preferably an aqueous solution of the notroide. The
  - gold plating solution is preferably an aqueous adultion containing gold chlorido or gold-potasaism cyanido.
    [0332] The electroplating solution mentioned above may be thiskened by adding glycerin, polyethylene glycol, cel·lulose, chitosan or the like. Thickening results in retarded diffusion of the additive so that a definite difference can be easily established in the deposition amount of the additive botwen the opening for a vial hole and the surface of the
- Insulating layer and, hence, it is easier to fill up the openings for via holes with the plating metal.

  [0332] Thus, by the process for manufacturing a multilayer printed orient board according to this invention of the forunt group, the filling of via holes and the formation of a conductor circuit can be concurrently accomplished by using at least one additive selected from the group consisting of thiouser, cyanicles and polystikyene oxides as a plating
- inhibitor.

  (3334) As prior art, Japanese Kokal Publication Sho-57-116799 discloses a technology wherein, electropiating and sold cleaning are performed in a thiourea-containing aqueous solution of suthric soid. Japanese Patent Publication Sho-62-861 discloses a technology for pattern plating with a thiourea-containing oper suitate plating soution. In addition, Japanese Kokal Publication Sho-49-3833 discloses a process for manufacturing a mutilayer circuit board wherein a selective electrolegy splating is performed with thiouras.
- [0335] However, none of those patent publications describe, or even suggest, the feasibility of achieving the concurrent filling of via holes and the formation of a conductor circuit by electroplating. Thus, those prior art methods are technically distinct from the invention of the fourth group.
  - [0336] The process according to this invention of the fourth group comprises constructing an interlayer insulating layer on a bottom-layer conductor circuit-carrying substrate board, piercing openings in this interlayer insulating layer,

imparting electrical conductivity to the surface of sald interlayer insulating layer and inner walls of said openings and finally performing electroplating.

(0337) The preferred opening for a vial hole with which the interfuer insulating layer is to be provided has an aspect ratio. i.e. the depth/diameter of the opening, of 15 do 1/f. If the aspect ratio is less than 1/6. the opening with too large in diameter to fill up with the plating motal. On the other hand, if the aspect ratio exceeds 1/f, the metal ions will be hard to diffusion to the openings, resulting in a faiture to fill up with the pating metal.

[0338] The diameter of openings for via holes is preferably 20 to 100  $\mu$ m. This because if 100  $\mu$ m is exceeded, the metal ion may not be supplied in a sufficient amount to fill the via holes. Conversely, if the diameter is less than 20  $\mu$ m, the metal ion will not be able to diffuse well into the via holes, thus failing to fill the holes.

(9 [0339] The depth of the openings for via holes is preferably 10 to 100 µm. If the depth is less than 10 µm, the interlayer insulation will be too thin. If it exceeds 100 µm, the metal lons will not easily diffuse and those may not be supplied in a sufficient amount to fill us with the olation metal.

[0340] The means for imparting electrical conductivity to the surface of said interlayer insulating layer and the inner walls of openings includes the formation of a metal layer by electroless plating, sputtering or vapor deposition.

[0341] The metal layer mentioned above is preferably comprised of at least one member selected from the group consisting of copper, nickel, tin and noble metals.

[0342] The thickness of said metal layer is preferably 0.1 to 1.0 µm. If the thickness is less than 0.1 µm, electroplating may not be successfully accomplished. If 1 µm is exceeded, there will be cases in which the deposited metal cannot be eithed off to provide a discrete conductor circuit.

[0343] While said electroplating is carried out using the electroplating solution described hereinbefore, the procedure uses the conductivity imparted board as cathode and the plating metal as anode.

[0344] The plating metal as anode may be in the form of a ball or a rod, for instance,

[0345] The current density is preferably 0.5 to 3 A/dm<sup>2</sup>. The rationale is that at a current density of less than 0.5 A/dm<sup>2</sup>, the effect of the additive contained in the plating solution will be too weak to successfully fill the via holes. If, conversely, the current density exceeds 3A/dm<sup>2</sup>, the supply of the metal lon will not catch up with the deposition speed

to cause an uneven electrodeposition, leading to the so-called "burnt plating".

[0346] The thickness of the conductor circuit har electroplating is preferably 5 to 30 µm. If the conductor circuit is last than 5 µm in thickness, the etch-off of the thin conductivity-imparting layer formed for electroplating may result in alimination of the very conductor circuit formed. In order to form a conductor circuit ever 30 µm in thickness, the thickness of the plating resist must be increased, with the result that a fine conductor circuit pattern cannot be implemented.

[0347] Incidentally, after the plating of openings for via holes, intermittent electroplating (constant-voltage pulse in plating solution containing the plating metal on using the conductor circuit. The constant-voltage pulse plating metal on using the conductor circuit. The constant-voltage pulse plating mentioned above is outstanding in the uniformity of deposited film thickness and, therefore, makes it

possible to provide conductor circuits of uniform thickness capable of impedance alignment in the final multilayer printed circuit board.

(3348) The reason why the uniformity of plating thickness can be attained by said intermittent electropathing is that

at the adges of the substrate surface and in the vicinity of openings for via holes, where the amount of electrodeposition tends to be large, the metal deposit is melted by the spike current flowing momentarily toward the anode and, conversely, or in the center of the substrate surface and within the openings for via holes, where the amount of electrodeposition tends to be smaller, the plating metal is caused to procipitate out by the spike current flowing momentarily toward the cathode just as in the remaining area, with the result that a highly uniform electrodeposition can be achieved.

[0349] Moreover, the reason why said intermittent electroplating results in an increased crystallinity of the plated metal film is that every interruption of voltage application causes a diffusion of the metal in one art the interface of the 5 surface being plated to insure a constant ion concentration so that a defect of the crystal lattice hardy occurs in the electrodeposited metal film.

[0350] The process for manufacturing a multilayer printed circuit board according to the invention of the fourth group is now described.

(1) As the substrate board, an insulating substrate board such as a resin substrate board or a ceramic substrate board or an he used.

[0351] The realin substate board includes an insulating board propared by laminating proprog made of florous backs impregnated with a thermosenting reals, a thermoplast treatin or a complex real without comprises thermosenting realin and thermoplastic reals, or one obtained by hot-pressing copper-clad laminate board prepared by laminating copper foil and such proparegis in proper registration.

55 [0352] As the fibrous matrix sheet, glass cloth, aramid cloth or the like can be used.

[0353] Where necessary, plated-through holes may be provided. The plated-through holes may have been filled with a filler and/or the plated-through holes may be covered by plating, i.e. the so-called cover plating.

(2) On the above substrate board, a conductor wiring is formed by a known method, then an interlayer insulating layer

- is constructed on the conductor circuit-carrying substrate board, and openings for via holes are formed in this interlayer insulating layer. The openings in the interlayer insulating layer can be formed by exposure and development treatment or by irradiation with laser light.
- [0354] When the interlayer insulating layer of ceramic material is to be used, a ceramic green sheet is formed with openings in advance and this green sheet is laminated.
  - [0355] The material for the interlayer resin insulating layer includes a thermosetting resin, a thermoplastic resin, or a resin available on partial photosensitization of a thermosetting resin or a complex resin comprising such resins, [0356] The interlayer insulating layer can be provided by coating with an uncured resin or by hot-press lamination
- of an uncured resin film. As an alternative, an uncured resin film in which a metal layer, such as copper foil, has been laminated on one side can be pasted. When such a resin film is used, the metal layer in the via hole-forming areas is
- etched off and, then, openings are formed by irradiation with laser light.
- [0357] The resin film carrying a metal layer may for example be a copper foll having resin.
  - [0358] In forming said interlayer insulating layer, an adhesive for electroless plating can be utilized. The adhesive for electroless plating is most preferably a dispersion of a cured heat-resistant resin powder soluble in an acid or oxidizing agent in an uncured heat-resistant resin which is hardly soluble in the acid or oxidizing agent. Upon treatment with the acid or oxidizing agent, the heat-resistant resin powder is dissolving and removed to leave a roughened surface comprising anchors resembling narrow-neck pots.
- [0359] As said electroless plating adhesive, particularly in regard of cured heat-resistant resin powder, the same kinds of adhesives as mentioned hereinbefore for the inventions of the first group are preferably used. This is because, with those adhesives, the more complex anchors can be produced.
- [0360] The preferred depth profile of said roughened surface is Rmax=0.01 to 20 µm for insuring a good adhesion to the conductor circuit. Particularly in the semi-additive process, the range of 0.1 to 5 µm is recommended because the electroless plated metal film can then be removed without sacrificing the adhesion.
- [0361] The heat-resistant resin which is hardly soluble in an acid or an oxidizing agent, mentioned above, is preferably "a complex resin comprising a thermosetting resin and a thermoplastic resin" or "a complex rasin comprising a photosensitive resin and a thermoplastic resin\*. The former is excellent in heat resistance, while the latter enables photolithographic to form openings for via holes.
  - [0362] The optimum thermosetting resin is the same resin for use in the inventions of the first group,
  - [0363] As to the epoxy resin, the same epoxy resin as mentioned for the inventions of the first group can be used. [0364] The thermoplastic resin mentioned above can also be the same resin as described for the inventions of the first group.
  - [0365] The preferred blending ratio of the thermosetting resin (photosensitive resin) to the thermoplastic resin is (thermosetting resin (photosensitive resin)/thermoplastic resin=)95/5 to 50/50. Within this range, a high degree of toughness can be expected without compromise in heat resistance.
- [0366] The weight ratio of the above heat-resistant resin powder to the solid matter of said heat-resistant resin matrix is preferably 5 to 50 weight %, more preferably 10 to 40 weight %. [0367] The heat-resistant resin powder is preferably of the same type as that mentioned for the inventions of the first
- group. (3) Then, on this interlayer insulating layer (on the copper foll of the copper foll having resin, if used, as well), inclusive of the surface of openings for via holes, a metal layer is formed to obtain conductivity by electroless plating 40 or sputtering.
  - (4) Further, a plating resist is disposed thereon. As the plating resist, a commercial photosensitive dry film or liquid resist can be used.
  - [0368] After application of the photosensitive dry film or coating with the liquid resist, exposure with ultraviolet light and development with an alkaline aqueous solution are sequentially carried out.
- (5) The substrate board treated mentioned above is then immersed in said electroplating solution and using the electroless plated metal layer as cathode and the plating metal as anode, direct-current electroplating is carried out to fill up the openings for via holes and, at the same time, form an upper-layer conductor circuit.
  - (6) The plating resist is then stripped off with a strongly alkaline aqueous solution and the electroless plated metal layer is etched off, whereupon said upper-layer conductor circuit and via holes are provided as a discreta pattern.
- [0369] The etching solution mentioned above is an aqueous sulfuric acid/hydrogen peroxide solution, an aqueous solution of ferric chloride or cupric chloride, or an aqueous solution of ammonium or other persuifate.
  - (7) Thereafter, the steps (2) to (6) are repeated where necessary and finally solder resists and solder bumps are formed to complete the manufacture of a multilayer printed circuit board.
- [0370] The first invention of the fifth group is concerned with a multilayer printed circuit board which comprises a buildup circuit stratum obtainable by building up interlayer resin insulating layers and conductor layers alternately, with said conductor layers being interconnected by via holes, as constructed on both sides of a core board, wherein said via holes are formed to plug the through holes in the plated-through holes of said core board.
  - [0371] In the above multilayer printed circuit board, the through holes in said plated-through holes are preferably not

larger than 200 u m in diameter.

5

10

[0372] The second invention of the fifth group is concerned with a process for manufacturing a multilayer printed circuit board comprising at least the following steps (1) to (4).

- A step for piercing through holes not larger than 200 
   μ m in diameter in a core substrate board by means of
  - (2) A step for plating said through holes to prepare plated-through holes.
  - (3) A step for forming an interlayer resin insulating layer having openings communicating with said plated-through holes on said core board.
  - (4) A step for platting said openings in said interlayer resin insulating layer to form via holes in the manner of filling the through holes in said plated-through holes.

19373] In the multileyer printed circuit board according to the first invention of the fifth group and the process for manufacturing a multileyer printed circuit board according to the second invention of the fifth group, with boles are formed in the manner of filling the through holes in the plated-through holes formed in the core board and as the region mradidate) were the plated-through hole is thus allowed to function as an internal layer pad, the dead space is eliminated. Moreover, since there is no need for wiring the internal layer pad for the connection from the plated-through hole to the via hole, the land configuration of the plated-through hole can be true-round. As a result, the layout donsity of plated-through holes in the multilayer certs board can be increased, and because the wires can be consolidated at the same pace between the multilayer circuit stratum formed on the face side of the core board and the multilayer circuit stratum formed on the reverse side, the number of layers can be minimized by equating the number of layers of the upon-layer multilayer circuit stratum to the number of layers of the lower-layer multilayer circuit stratum. Furthermore, since the via hole is disposed immodiately over the plated-through hole, the wiring length can be decreased to increase the signal transmission speod.

- 23 [0374] Furthermore, when the through hole in the plated-through hole is not larger than 200 μm in diameter, formation of a via hole in the manner of filling the through hole does not result in any remarkable increase in the size of the via hole so that the wiring density in the interlayer resin insulating layer provided with via holes is not decrease.
  - [0375] In the first and second inventions of the fifth group, an adheative for electroless plating is preferably used as said inindrayer reals insulating layer. The optimum electroless plating adheative is a dispersion of a cured note-restant or rasin powder soluble in an acid or an oxidizing agent in an uncured heat-resistant resin which is hardly soluble in the acid or oxidizing acent.
    - [0376] Upon treatment with the acid or oxidizing agent, the heat-resistant resin powder is dissolved and removed to leave a roughened surface which comprises anchors resembling narrow-neck pots.
- [0377] As said electroless plating adhesive, particularly in regard of said cured heat-resistant real nowder, the same shirts of adhesives as mentioned before for the inventions of the first group can be used. This is because, with those adhesives, the more complex anchors can be produced.
  - [0378] The preferred depth of seld roughened surface is Rmax-0.01 to 20 µm for insuring a good adhesion to the conductor circuit. Particularly in the semi-additive process, the range of 0.1 to 5 µm is preferred because the electroless plated metal film can then be removed without secrificing the adhesion.
- 10379] The heat-resistant resin which is hardy soluble in a neciof or a code/ing agent, mentioned above, is preferably a complex resin comprising a thermosetting resin and at thermoplastic resin' or "a complex resin comprising a photo-sensitive resin and a thermoplastic resin'. The former is excellent in heat resistance, while the latter enables photo-lithocraphic formation of openings for via holes.
- [0380] The optimum thermosetting resin is the same resin as mentioned hereinbefore for the inventions of the first
- [0381] The thermoplastic reain can be the same resin as mentioned hereinbefore for the inventions of the first group. [0382] The preferred bedning ratio of the themsessiting resin (photosensitive resin) to the themposlatior resin (photosensitive resin) to the themposlatior resin (photosensitive resin) the properties of the properties
- 50 [0383] The weight ratio of the above heat-resistant resin powder to the solid matter of said heat-resistant resin matrix is preferably 5 to 50 weight %, more preferably 10 to 40 weight %.
  - [0384] The heat-resistant resin powder is preferably of the same type as that mentioned for the inventions of the first group.
  - [0385] The adhesive layer may be comprised of two layers each having a different composition.
  - [0386] As the ecider resist layer added to the surface of the multilayer printed circuit board, a varlety of resins can be used. For example, bisphenot A peopy resin anytate, novoice epoxy resin, and novolac epoxy resin, anytate cured with an arrine series curing agent or an imidazoie series curing agent can be mentioned. 03877 Meanwhile, because such a solder resist layer is made of a resin having a rindi seterior. Better transfer.

peel off. Such peeling of the solder resist layer can be prevented by providing a reinforcing layer.

[0388] Referring to said novolac epoxy resin acrylate, the epoxy resin obtainable by reacting a phenol novolac or cresol novolac glycidyl ether with acrylic acid or methacrylic acid, for instance, can be used.

[0389] The imidazole series curing agent mentioned above is preferably liquid at 25°C. Being a liquid, it can be uniformly blended.

[0390] The liquid imidazole series curing agent includes 1-benzyl-2-methylimidazole (product designation: IB2MZ), 1-cyanochryl-2-ethyl-4-methylimidazole (product designation: 2E4MZ-CN), and 4-methyl-2-ethylimidazole (product designation: 2E4MZ).

[0391] The amount of addition of said imidazole series curing agent is preferably 1 to 10 weight % based on the total of said adder resist composition. This is because, within the above range, uniform blending can be effected. [0392] As to the pre-curs composition of said solder resist, a gived either series solvent as a lovent lay preferably used. [0393] The solder resist layer formed from such a composition does not generate free adds so that the copper pad surface is not oxidized. Moreover, the risk for health hazards is low.

[0394] The glycol either series solvent mentioned above is a solvent having the following chemical formula (3) and 5 is preferably at least one member selected from the group consisting of diethylene glycol dimethyl either (DMDG) and triethylene glycol dimethyl either (DMTG).

20

[0395] This is because those solvents can dissolve the initiator benzophenone or Michler's ketone thoroughly at an elevated temperature of about 30 to 50°C.

[0396] The glycol ether series solvent mentioned above is used preferably in a proportion of 10 to 70 wt. % based on the total weight of the solder resist composition.

5 [0397] The solder resist composition described above may be supplemented with various antifloams, leveling agents, thermosetting resins for improving heat resistance and alkall resistance or imparting flexibility, and/or photosensitive monomers for improving mage resolution.

[0398] For example, the preferred leveling agent is an acrylic ester polymer. The preferred initiator includes Cloa-Geigey's Irgacure 1907, and the preferred photosensitizer includes Nippon Kayaku's DETX-S.

[0399] The solder resist composition may be further supplemented with a dye or pigment. This is because the wiring pattern can be masked. As such a dve. phthalocyanine blue is oreferred.

[0400] The tharmosetting resin mentioned above as an additive includes bisphonol oppory resin. The bisphenol oppory resin and bisphenol F opory resin. The former is preferred when alkali resistance is an important parameter, while the latter is preferred when viscosity reduction is required (when coatability is an important) parameter, while the latter is preferred when viscosity reduction is required (when coatability is an important).

[940] The photosensitive monomor mentioned above as an additive component includes polyfunctional acrylic moners. This is because such polyfunctional acrylic monomers contribute to improving image resolution. As such polyfunctional acrylic monomers contribute to improving image resolution. As such polyfunctional acrylic monomers, Nippon Kayakur's DPE-8A and Kyoeisha Kagakur's R-840 can be martioned by way of

40 [0402] The viscosity of such a solder resist composition is preferably 0.5 to 10 Pa-s at 25°C, more preferably 1 to 10 Pa-s. Within this viscosity range, the composition can be easily applied with a roll coater.

[04:03] The first invention among inventions of the sixth group is concerned with a multilayer printed cricuit board comprising a budgle writing layers obtainable by budging up an Instagrayer rain insulting layer and a conductor layer alternately, with seach conductor layers being interconnected by via holes, as constructed on both aidse of a core beard, wherein tower-layer via holes are disposed immediately over the plated-through holes formed in said core substrate, and the properties of the

with upper-layer via noise are disposed immediately over the plated-through noise formed in said core substrate, with upper-layer via holes being disposed immediately over said lower-layer via holes.
[0404] The second invention of the sixth group is concerned with a multilayer printed circuit board comprising buildup.

wiring statum obtainable by building up an interlayer resin insulating layer and a conductor layer alternately, with each conductor layers being interconnected by via holes, as constructed on both sides of a core board wherein said core board has plated-through holes filled up with a filler and a conductor layer covering the surface of said filler which is exposed from the plated-through holes having lower-layer via holes, with upper-layer via holes being disposed just above said fower-layer with and the control of the plate of the

[0405] The third invention of the sixth group is concerned with a multilayer printed circuit comprising a buildup wiring layers obtainable by building up an interlayer resin insulating layer and a conductor layer alternately, with the conductor layers being interconnected by via holes, as constructed on both sides of a core board, wherein lower-layer via holes are disposed to plug the through holes in the plated through-holes formed in said core board, with upper-layer via holes being disposed usit above said upwer layer via holes.

- [0406] In the above multilayer printed circuit boards, bumps are preferably located just above the plated-through
- [0407] Furthermore, in those multilayer printed circuit boards, the structure in which said lower-layer via holes are filled with a metal is preferred.
- [0408] Moreover, when the multilayer printed circuit boards contain no metal filler, the recesses in said lower-layer via holes are preferably filled with a conductive paste or resin.
- [0409] In the multilayer printed circuit board according to the first invention of the sixth group, wherein lower-layer via holes are disposed just above plated-through holes and upper-layer via holes and sposed just above said tower-layer via holes, the plated-through hole, lower-layer via hole and upper-layer via hole are lined up so that the wring length is reculoud and, hence, the signet transmissions seeds is hold.
- [0410] The multileyer printed circuit board according to the second Invention of the sixth group is characterized in that the plated-through holes in the core board are filled with a filler and the surface of the filler which is exposed from the plated-through hole is covered with a conducted rayer so that the buildup circuit is connected to the plated-through holes through contact of said conductor layer with the via holes. Thus, as the region just above the plated-through hole
- Is seed to function as an internal layer pad, lower-layer via holes can be disposed immediately over the plated-through holes. Moreow, as the upper-layer via hole is disposed just over he lower-layer via hole, the plated-through hole, lower-layer via hole and upper-layer via hole are lined up so that the wiring length is reduced and the signal transmission speed is increased.
- [0411] In the multilayer printed circuit board according to the first invention of the sixth group, lower-layer vis holes are disposed in the manner of pulgaring the through holes of pitated-frough holes for media in the core board to connect between the lands of the plated-through holes with the vis holes. Moreover, as the upper-layer via hole is disposed immediately over the lower-layer via hole, the plated-through hole, lower-layer via hole and upper-layer via hole are brought into registration, with the result that the necessary wiring length is reduced and the signal transmission speed is horeased.
- 27 [0412] Furthermore, when the lower-layer via hole is disposed immediately over the plated-through hole, the upper-layer via hole can be disposed immediately over asid lower-layer via hole, and the burney is disposed immediately over said plated-through hole, the plated-through hole, lower-layer via hole, upper-layer via hole and burnp are arranged in perfect registry so that the whing length is reduced and the signal transmission speed can be increased.
- [0413] In the multisyer printed circuit board according to the sixth group of the present invention, an electroless or plating adversive is preferable yued as the interfaver real insulating layer. The optimum electroses plating adversive is a dispersion of a cured, heat-resistant reals provider which is soluble in acid or oxidizing agent in an uncured, heat-resistant reals matrix which is hardly soluble in acid or oxidizing agent matrix within it sources or the solution of the solution of
  - [0414] Upon treatment with an acid or an oxidizing agent, the heat-resistant resin powder is dissolved and removed to leave a roughened surface comprising anchors resembling narrow-necked pots.
- 35 [0415] Referring to the above electroless plating adhesive, the cured heat-resistant resin powder, in particular, is preferably the same powder as that mentioned for use in the inventions of the first group. Such a powder forms the more complex anchors.
  - [0416] The depth of the roughened surface is preferably Rmax = 0.01 to 20 µm for insuring good adhesion. Particularly in the semi-additive process, the range of 0.1 to 5 µm is preferred. This is because the electroless plated metal film may be removed without adversely affection, adhesion.
    - [Q417] The heat-resistant resin which is hardy soluble in acid or oxidizing agent mentioned above is prefembly " resin complex comprising an thermostiding resin and themoplastic resin' or "photoscensible resin-themoplastic resin' can place and complex." This is because the former is highly heat-resistant, while the latter has the advantage that openings for via holes can be formed by robioditions raish.
- 49 [0418] As said thermosetting resin, the resin mentioned for use in the inventions of the first group is preferably used. [0419] As said thermoplastic resin, the resin mentioned for use in the inventions of the first group is preferably used. [0420] The preferred blending ratio of themosecuting resin (photosensitive resin) the immoslatic resin is thermoselting foliations of the preferred blending ratio of themosecuting resin (photosensitive resin) the invention of the preferred blending resin in the
- 50 [0421] The mixing weight ratio of said heat-resistant resin powder is 5 to 50 weight %, preferably 10 to 40 weight %, based on the solid matter of the heat-resistant resin matrix.
  - [0422] As the heat-resistant resin powder, the resin powder mentioned for use in the inventions of the first group is preferably used.
  - [0423] The adhesive layer may comprise two layers of dissimilar compositions.
- 55 [0424] As the solder resist layer to be disposed on the surface of the printed circuit board, the same layer as mentioned for the inventions of the fifth group can be used.

#### BEST MODE FOR CARRYING OUT THE INVENTION.

[0425] The following examples are intended to illustrate the present invention in further detail and should by no means be construed as defining the scope of the invention.

#### Example 1

[0426] Fig. 1 (a) to (g) show an exemplary process for fabricating the conductor circuit of the printed circuit board according to the invention and Fig. (a) to (e) show an exemplary process for manufacturing a multilayer printed circuit board in accordance with the invention.

[0427] In constructing the conductor circuit on a printed circuit board, an insulating substrate 1001 of glass ciothepoxy resin or BT material was used as the insulating sheet as shown in Fig. 1 (a).

[0438] Then, 35 weight parts of acrystal (25 Mt. %) of crasol novolac apoxy resin (Nippon Kayaku; mol. wt. 2500), 3.15 weight parts of photosensitive monomer (Tipa Gosel Co.; trade mark, Aronk Mt35), 0.8 weight parts of Nemberry (Sun Nopco, 8-d5), 3.6 weight parts of Nemberry (PSI), and epoxy resin powders (Sanyo Kasel; Polymerpo; 1.0 µ m of average particle diameter, 7.2 wt. Parts, and 0.5

[0429] Using a roll coater, this electroless plating adhesive 1013 was coated on the substrate and after 20 minutes of sitting horizontally, dried at 60°C for 30 minutes to provide an electroless plating adhesive layer 1013 in a thickness of 35 µm.

25 [0430] Both sides of the wiring substrate thus prepared were irradiated for exposure at 500 mJ/cm<sup>2</sup> with a ultra-high-pressure mercury arc lamp and heated at 150°C for 5 hours.

[0431] The substrate was then immersed in chromic acid for 19 minutes to dissolve out epoxy resin particles from the surface of the adhesive layer. By this procedure, the electroless platting adhesive layer 1013 was provided with a roughened surface (Fig. 1 (b)).

[0432] Under the following conditions, a thin electroless plated copper layer 1002 was constructed in a thickness of should 1 arr ([in, 1 (in)). A photosensitive dry film was then superimposed on the copper layer and a resist 1003 was formed by light exposure and development (Fig. 1 (d)).

104331 Electroless cooper relative solution:

EDTA	150 g/L
Copper sulfa	te 20 g/L
нсно	30 mL/L
NaOH	40 g/L
α,α'-Bipyridy	80 mg/L
PEG	0.1 g/L

[0434] Electroless plating conditions:

35

[0435] Solution temperature: at 70°C, for 30 min.

[0438] After a thick copper electrodeposit layer 1004 was thus formed [Fg. 1 (e)), the nesist 1003 was removed by stripping with aqueous sodium hydroxide solution [Fg. 1 (f)). Then, using an enqueous suitine, and shydrogen personal solution, the thin electroless plated copper layer 1002 was eiched of [Fig. 1 (g)) to provide a conductor circuit 1005 cross 10047]. The process shown in Fig. 2 (a) to (e) is a process for establishing an electrical connection between 1005 or more conductor layers 1004s, 1006b [2 layers in the drawing) which partly comprises piercing openings in the conductor layer 1004s exching, forming openings for via holes 1007 within said opening between 1005s und 1005b by laser or other means (Fig. 2 (b)), forming a thin electroless plated metal layer 1008 within said openings 1007 (Fig. 2 (ci)) and forming a thic electroless plated metal layer 1006 within said openings 1007 (Fig. 2 (ci)) and forming a thic electroless plated metal layer 1006 within said openings 1007 (Fig. 2 (ci)) and forming a thic electroless plated metal layer 1006 within said openings 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1006 within said openings 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1006 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1006 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1006 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1008 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1008 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1008 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1008 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1008 within said opening 1007 (Fig. 2 (ci)) and forming a thin electroless plated metal layer 1008 within and 1006 within and 1006 wit

[0438] First, a resin-copper foll laminate 1012 comprising copper foll 1008s. I.e. as a metal layer, and insulating resin 1011 was hot pressed against the substrate sheet on which the conductor circuit 1008b had been formed (fig. 2 (a)). [0439] Then, openings for via holes were formed by eiching with an acqueous sulfuric acid-hydrogen peroxide solution and the insulating resin 1011 was removed by memes of a carbon disoxide gas laser, for instance (Fig. 2 c).

[0440] Then, electroless copper plating was carried out under the above-mentioned conditions to deposit an electroless plated copper layer 1008 within said openings for a via holes.

#### FP 1 117 283 Δ1

[0441] Thereafter, a plating resist 1003 was disposed and electroplating was carried out to form via holes 1010 and an electroplated metal layer 1009.

104421 The outstanding feature of the process for manufacturing a printed circuit board according to the first group of the present invention is that the electroplated metal layer is formed by a constant-voltage pulse plating technique. [0443] Fig. 3 (a) and (b) show the typical voltage and current waveforms used in the constant-voltage pulse plating processes according to the invention. For reference's sake, the voltage and current waveforms of PC plating are shown in Fig. 8 (a) and (b) and the voltage and current waveforms of PR plating are shown in Fig. 9 (a) and (b).

[0444] Those wayeforms were observed with the SS-570S synchroscope manufactured by IWATSU. Sony Techtonix A6303 current probe was used as current probe. Sony Techtonix A503B as current probe amplifier, and Sony Techtonix TM502AWO as power supply.

[0445] Comparison of the voltage and current waveforms shown in Fig. 3 (a), (b), Fig. 8 (a), (b), and Fig. 9 (a), (b) reveals that whereas, despite a difference in the occurrence of dissolution of the anode due to reverse electrolysis, both the PR plating technique and the PC plating technique show generally square current waveforms, the novel constant-voltage pulse plating technique according to the first invention of the first group showed a current waveform such that a spike current flows momentarily toward the cathode on voltage application while a spike current flows momentarily toward the anode on voltage interruption.

[0446] A direct current source (Sansha Denki; DC AUTO Series) was used as power supply and the voltage application and interruption were controlled by ON-OFF of a relay using a digital timer.

[0447] Electroplated copper layers were built on 255 mm x 340 mm substrate sheets by depositing substantially uniform amounts of copper by 4 different electroplating techniques, namely direct-current plating, PC plating, PR plating and constant-voltage pulse plating techniques, using a copper sulfate plating solution containing 180 g/L of sulfuric acid and 80 g/L of copper sulfate under the conditions respectively indicated below in Table 1 to prepare printed circuit boards. The thickness of the electroplated copper layer of each board was measured in the central and marginal areas of substrate and the variation in thickness of the electroplated copper layer in the central and marginal areas of each board, i.e. [(maximum thickness-minimum thickness)/average thickness], was calculated to evaluate the electrodeposition uniformity.

[0448] The results of this evaluation are presented in Table 1. The smaller the value is, the higher is the uniformity of electrodeposition.

Toble 1 Toble 1

30	Table 1 Table 1				
		Plating time			
		Pulse condition		Current density (A/dm²)	Plating time (sec.)
		ON	OFF (reverse)		
35	DC plating	-1.8A	-	-1.2	52
	PC plating	-6.0A(1msec.)	OA(4msec.)	6.0(ON)	52
	PR plating	-1.2A(50msec.)	+3.6A(2msec.)	1.2(ON)	57
40	Constant-voltage pulse plating	-0.5V(1msec.)	0V(4msec.)	-	52

# [0449] Power supply:

45

DC plating: Sansha DC AUTO 1520

PC plating: Kikusui Denshi Kogyo, Bipolar PBX20-20

PR plating: Kikusul Denshi Kogyo, Bipolar PBX20-20 Constant-voltage pulse plating: Sansha DC AUTO 1520 as DC source

OMRON solid-state relay (G3WA-D210R) was connected to the output terminal and switched ON and OFF with 50 OMRON digital timer (HSCL).

[0450] It can be seen from the data in Table 1 that, of the above-mentioned four different electropiating techniques. the constant-voltage pulse plating technique provides the highest electrodeposition uniformity.

[0451] Then, the electroplated copper layer formed on a stainless steel sheet by the constant-voltage pulse technique was not annealed but directly subjected to X-ray diffraction analysis to determine its diffraction pattern. The data are plotted in Fig. 5. The half-width value was 0.25 deg.

[0452] As controls, the electroplated copper layers formed by the DC, PC and PR plating techniques, respectively,

were also subjected to X-ray diffraction analysis in the same manner as above. The diffraction patterns obtained are shown in Table 2. The respective half-width values were 0.45 deg., 0.40 deg. and 0.30 deg.

Table 2

Plating process	Half-width (degrees)
DC plating	0.45
PC plating	0.40
PR plating	0.30
Constant-voltage pulse plating	0.25

[0453] Comparison of the data given in Table 2 reveals that, of the above-mentioned four different electropiating techniques, the constant-voltage pulse plating technique provides the narrowest half-width and, hence, highest crystalfinity.

[0454] It is, therefore, clear that a conductor drout comprising an electropizated motal layer of remarkately high crystallinity and electrodeposition uniformity can be provided by adopting the constant-voltage pulse planing bethrique in the construction of the electropizated metal layer as an essential requisite in the process of the first group of invention. [0455] The pixting substrate surface area, the composition of the constant-voltage pulse pixting solution and the plating conditions are not particularly restricted but the following can be mentioned as preferred typical ranges.

- Plating surface size: 255~510 mm L x 255~510 mm W
- Plating bath composition
- Cu sulfate: 50 to 80 g/L, sulfunc acid: 180 to 240 g/L, chloride ion: 40 to 50 ppm, pH<1, bath temperature: room temp.; anode-to-cathode distance: 10 to 20 cm
  - plating conditions
  - Anode: oxygen-free copper, application voltage: 0.01 to 10 V, voltage application time: ≤10 sec., preferably 0.5x10<sup>-3</sup>-5x10<sup>-3</sup>-5ec., interruption time: ≥10<sup>-12</sup> sec., preferably 1x10<sup>-3</sup>-8x10<sup>-3</sup>-9c., voltage time/interruption time ratio = 0.01 to 100.
  - [0456] Furthermore, since the electroplated metal layer according to the process of this invention is of high crystallinity and features a low internal residual stress, it can be used as it is to insure highly dependable circuits and connections and the annealing for decreasing stress may be omitted.
- 35 Example 2

5

- [0457] The following is an example of application of this invention to the manufacture of a CMOS IC chip.
- [0458] An IC wafer was fabricated by the well-known MOS wafer production technology, for example by the process described in LSI Process Engineering, pp. 22 to 23 (Published by Ohm-sha, K.K., June 20, 1987) [Fig. 10 (a)).
- [0459] The whole surface of a substrate was subjected to Cu sputtering to provide a Cu layer 1014 in a thickness of 0.6 µm (Fig. 10 (b)). Cu sputtering can be carried out using a vacuum sputtering equipment (Tokuda Seisakusho; CFS-aEP).
- [0460] Then, using a spin coater, a negative photoresist (Tokyo Auka Kogoy: OMR33) was coated on the Cu layer 1014, followed by drying. Thereafter, prebaking, exposure, development and postabaking were performed in succession to provide a plating resist 1016 (4 jurn thick, US=2020 jurn). Then, the sheet was immersed in 10% aqueous solution of sulfur: acid for surface activation and constant-voltage pulse copper dectroplating was performed under the concitions described above (Fig. 10 feet).
- [0461] The plating resist 1015 was removed with aqueous sodium hydroxide solution and the exposed copper film 1016 was dissolved and removed with aqueous sulfuric acid-hydrogen peroxide solution to provide a CMOS IC (Fig. 10 (d)).
  - Example 3
- [0462]
  - A. Preparation of a resin composition for forming roughened surface
    - Mixing 34 weight parts of the resin solution dissolving 25% acrylate of a cresol novolac epoxy resin (Nippon

Kayaku, mol. wt. 2500) in delinylene glycol dimethyl ether (DMOG), and 2 weight parts of imidazole curing apant (Shikoku Kasal; 254MzCN), 4 weight parts of the photosersitive monomer caprolactone-modified tris(acryloxy-lethyl) isocyarurate (Dia Goset, trade mark, Aronix M259), 2 weight parts of the photosensilizer of the photosensilizer in the photosensilizer of the photosensilizer of the photosensilizer whichler's ketone (Kanto Chemical), 10 weight parts of photosensilizer when come (Kanto Chemical), 10 weight parts of photosensilizer when come (Manto Chemical), 10 weight parts of photosensilizer when come (Manto Chemical), 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 weight parts and average particle diameter 0.5 µm, 10 µm, 10 weight parts and average particle diameter 0.5 µm, 10 µm,

#### B. A process for manufacturing a printed circuit board

10

20

25

35

40

- (1) A copper-clad laminate prepared by laminating a 18  $\mu$  m-thick copper foil 2008 to both sides of a 0.6 mm-thick substrate 2001 comprising glass epoxy resin or BT (bismale/mide triazine) was used as a starting material
- (Fig. 11 (a)). First, this copper-clad laminate was drilled, electroless plated, and pattern-etched to provide a lower-layer conductor circuit 2004 and plated-through holes 2009 on both sides of the substrate 2001.
- (2) The substrate board thus formed with plated-through holes 2009 and a lower-layer conductor circuit 2004 was inseed, dried and subjected to blackering using an aqueous solution containing MaOH (10 g/L), NaClO<sub>2</sub> (40 g/L) and Na<sub>2</sub>PO<sub>4</sub> (16 g/L) as blackering bath (oxidizing bath) and a reduction treatment using an aqueous solution containing NaOH (19 g/L) and Na<sub>2</sub>PO<sub>4</sub> (16 g/L) are blackering that the provided the whole surface of the
- solution containing NaOH (19 g/L) and NaBH, (5 g/L) as reducing bath to provide the whole surface of the lower-layer circuit 2004 inclusive of plated-through holes 2009 with roughened surfaces 2004a and 2009a (Fig. 11 (b)).

  (3) Using a roll coater, a filler 2010 containing bisphenol F epoxy resin was coated on one side of the substrate
- (s) Using a load cost, a fine Euro Commaning Septembri 19,00 years had costed to the add of the subscript of the fill the spaces between the lower-layer conductors 2004 or in the platted-through holes 2009 and oven-dried. Then, the resin filler 2010 was similarly filled up in the spaces between the conductors 2004 on the other side or in the platted-through holes 2009 and oven-dried (Fig. 11 (c)).
  - (4) One side of the substrate board which had undergone the above procedure (3) was abrided with a belt sander using #800 belt sanding paper (Sankyo Rikagaku) to thoroughly remove the resin filler 2010 from the surface of the inner-layer copper pattern 2004 and the lands of the plated-through holes 2009. Then, buffing was cairried out to remove the flaws produced by the above belt-sanding. The above series of operations was received for the other side of the substrate board.
- Then, the substrate board was heat-treated at 100°C for 1 hour, 120°C for 3 hours, 150°C for 1 hour and 180°C for 7 hours to cure the resin filler 2010.
- Since the surface layer of the resin filler 2010 in plated-through holes 2009 and non-conductor circuitforming area and the surface of the lower-layer conductor circuit 2004 were thus flattened, the resin filler 2010 was firmly bonded to the roughened lateral sides 2004a of the lower-layer conductor circuit 2004 and also to the roughened inner wall surfaces 2009a of plated-through holes 2009 to provide an insulating substrate board (Fig. 1.1 (d)).
- (5) The above substrate board was rinsed with water, acid-depressed, and soft-eithed. Then, both sides of the substrate board are sprayed with an eithing solution does the surface of the lower-layer conductor circuit. 2004 and the land are sprayed with an eithing solution holes 2009, thus forming roughened surfaces with the substrate board over the whole surface of the pleted-through holes 2009, thus forming roughened surfaces 2004 as and 2009 over the whole surface of the lower-layer conductor forcium 2004 (Fig. 12). The exhibit possible solution used was a mixture of 10 weight parts of midazole copper (II) complex, 7 weight parts of glycolic acid, 5 weight parts of potassium children and 78 weight parts of deplotted what of developed was of developed what of developed what
- This substrate board was further immersed in an electroless tin substitution plating bath comprising a tin borounde (0.1 mol/L)-thiourea (1.0 mol/L) solution at 50°C for 1 hour to provide a 0.3 µm-thick substitutionplated tin laver on the surface of the round-need laver. This plated metal laver is not shown in the drawing.
- (6) Using a roll coater, the resin composition for forming roughened surface propared by the procedure described above in A was applied on both sides of the substrate board which had undergone the above treatment (5) and the coated board was allowed to all in the horizontal position for 20 minutes and over-fided at 80°C for 30 minutes to provide a 80 jum-thick resin composition for forming roughened surface layer 2002 (Fig. 12 (b)). Then, a polystkylnee terephilitate life may a pasted to this resin composition for forming roughened surface layer 2002 (Fig. 12).
  - face layer 2002 with an addhesive. (7) A 5 mm-thick sode-lime glass substrate printed with black circular dots using light-screen ink was superimposed on both sides of the substrate board 2001 treated with the resin composition for forming roughened surface layer 2002 in (4) above. With its norinted side in infilmate contract with the substrate board and acrossed
  - surface layer 2002 in (6) above, with its printed side in intimate contact with the substrate board, and exposed to light at 3000 mJ/cm<sup>2</sup> with an ultrahigh-pressure mercury arc lamp, followed by spray-development with DMDG solution to provide via hole openings 2006 having a diameter of 100 m. Then, the substrate board

was heat-treated at 100°C for 1 hour and 150°C for 5 hours to provide a 50 µm-thick interlayer resin insulating layer 2002 comprising via hole openings 2008 having a good dimensional tolerance comparable to that of the photomask (Fig. 12 (c)). It should be understood that, in the openings for via holes, the roughened layer was subjected to be partially exposed.

(3) The board formed with via hole openings 2008 was immersed in a chromic acid-containing solution for 2 minutes to dissolve and removed opxyr resin particles from the surface of the interlayer resin insulating layer 2002 to roughen (to a depth of 5 μm) the surface of the interlayer resin insulating layer 2002 and, then, immersed in a neutralizing solution (Shiplay) and rinsed (Fig. 12 (dh).

Then, a palladium catalyst (Actoch) was applied to the mughened surface of the substrate board to let the catalyst nucleus be deposited on the surface of the interlayer resin insulating layer 2002 and the inner walls of the via hole openings 2006.

(9) Then, the substrate board was immersed in an aqueous electroless copper plating solution of the following composition to provide a 3 µm-thick electroless plated copper film 2012 all over the roughened surface (Fig. 13 (a)).

[Aqueous electroless plating solution]

# [0463]

20

10

15

25

30

40

NiSO <sub>4</sub>	0.003 mol/L
Tartaric acid	0.20 mol/L
Copper sulfate	0.03 mol/L
HCHO	0.05 mol/L
NaOH	0.10 mol/L
α,α'-Bipyridyl	40 mg/l
Polyethylene glycol (PEG)	0.1 g/l

# [Electroless plating conditions]

# [0464] Bath temperature 33°C.

[0465] The board which had undergone the above process was cut longitudinally and the cross-section was examined under the microscope. Fig. 16 is a partially exaggerated schematic sectional view showing the thickness profile of the electroless plated copper film obtained.

[0466] As shown in Fig. 16, the electroless plated copper film 2012 formed in the recesses of the roughened layer of the interlayer reals insulating layer 2002 is comparatively less in thickness than the electroless plated copper film 2012 formed in the convex areas of the roughened surface. Therefore, the plated metal film in the concave areas can also be throughly removed in the ecthing stage described below.

- (10) A commercial photosensitive dry firm was bonded on the electroless plated copper film 2012 by hot-pressing, and a 5 mm-thick sod-4-lime glass substrate carrying a chromium layer in a mask platern for non-plating resists. Forming areas was placed on the photosensitive dry film with its side carrying said chromium layer in infirmate contact with the film, followed by exposure at 100 mJ/cm² and development with 0.8% sodium carbonate to provide a 15 um-thick platin ensist 2003 (fig. 13 fb).
- (11) Then, copper electroplating was performed under the following conditions to provide a 15 µm-thick electroplated copper film 2013 (Fig. 13 (c)).

[Aqueous electroplating solution]

### 50 [0467]

Sulfuric acid	180 g/L	
Copper sulfate	80 g/L	
Additive	1 ml/L	
(Atotech Japan, Caparacid GL)		

[Electroplating conditions]

# [0468]

5

15

25

30

an

66

Current density 1.2 A/dm²
Time 30 min.
Temperature Room temperature

- (12) After the platting resist 2003 was astripped with 5% KOH, the electroses plated film 2012 beneath the platting resist 2003 was actived fivil an atture flaving each end protego per activate provide a 18 jum-thick conductor circuit (inclusive of via hoise 2007) 2005 comprising electroless plated copper film 2012 and electroplated plated copper film 2011 (Fig. 13 (di)).
  - (13) The above sequence of steps (5) to (12) was repeated to further build up an interlayer resin insulating layer and a conductor circuit to provide a multilayer printed circuit board. However, no Sn substitution was performed (Fig. 14 (a) to Fig. 15 (b)).

(14) Then, 46.87 weight parts of a 90 xt. % DMDG solution of a photosanetized oligomer (mol. xt. 4000) obtained by advantiage flow, of the epoxy groups of cresol novoles peoxy resin (Nighon Kyaylub, 6.8 ft. weight parts of a 9 low weight this solution of bisphenion IA epoxy resin (rykks Shellt trade mark; Epikota 101) in methyl ethyl kotone, 6.67 weight parts of a solution of bispheniol A epoxy resin (rykks Shellt trade mark; Epikota 101) in methyl ethyl kotone, 6.67 weight parts of imidazole saries curing agent (Shikoku Kasel; product designation 284MZ-CN), 6 weight parts of photosaresitive momere (Nippon Kayaku, KAYAMEER Plact), 0.38 weight part of polyaryathate of phylosaresitive momere (Nippon Kayaku, KAYAMEER Plact), 0.38 weight part of polyaryathate of photosaresitive momere (Nippon Kayaku, KAYAMEER Plact), 0.38 weight part of polyaryathate of polyaryathate of polyaryathate of photosaresitive momere (Nippon Kayaku, KAYAMEER Plact), 0.38 weight part of polyaryathate of pol

Viscosity measurement was carried out using a Type B viscosimeter (Tokyo Keiki; DVL-B) using a rotor No. 4 for 60 mm and a rotor No. 3 for 6 mm.

(15) Then, both sides of the multilayered circuit board were coated with the above solder resist composition in a hickness of 20 jumn and rieds at 70°C for 20 minutes and 70°C for 30° minutes. Thereafter, a 5 mm-thick social glass substrate carrying a chromium layer in a mask pattern corresponding to solder resist openings was placed on the solder resist layer with its side carrying the chromium in infinate contact with the layer and IVI light source at 1000 m.l/cm² and development with DMTG solution were carried out to provide openings having a diameter of 200 um.

Then, the substrate board was further heat-treated at 80°C for 1 hour, 100°C for 1 hour, 120°C for 1 hour and 150°C for 3 hours to cure the solder resist to provide a 20 um-thick solder resist layer 2014 having openings.

(16). Then, the substrate board formed with said solder resist layer 2014 was immersed in an electroses nickel pilating solution (pil-6) containing nickel childred (30 g/L), sodium proposition (10 g/L) and sodium chrate (10 g/L) per 20 minutes to provide a 5 µm-thick pilated nickel layer 1016 in the openings. This board was then immersed in an electroses prioring solution containing potassium reparted sogility of µm-minute binder (7 g/L), sodium citrate (30 g/L) and sodium thypophosphite (10 g/L) at 95°C for 23 seconds to form a 0.03 µm-thick pilated gold layer 2016 to the pilated nickel layer 2015 (17) Then, a solder paste was printed in the openings of the sodder resist layer 2014 and caused to reflow at 20°C for 25 to form solder butwas (solder masses) 2017 and, thus, provide a multilayer printed culture board having 10 g/L) at 20°C form solder butwas (20°C form solder butwas (20°

#### Comparative Example 1

[0469] Using the following electroless plating solution, a multilayer printed circuit board was fabricated in otherwise the same manner as in Example 1.

[Aqueous electroless plating solution]

#### [0470]

EDTA	40 g/L
Copper sulfate	10 g/L
HCHO	6 ml/L

#### (continued)

NaOH	6 g/L
α,α'-Bipyridyl	40 mg/L
Polyethylene glycol (PEG)	10 g/L

[0471] The printed circuit boards thus fabricated in Example 1 and Comparative Example 1 were respectively allowed to sit in an environment of 121°C, 100% R.H., and 2 atmospheres for 188 hours to see whether the power source plain conductor layer (other than the mesh pattern) would develop bitstering.

[0472] As regards the residual conductor between writings, the surface was microscopically axamined after completion of step (1)2 and evaluated. In addition, the printed circuit board was out along the via hele to avaluate the throwing power in the via hele region. The chromic acid removal of the resin surface layer between the conductor circuit was not performed.

[0473] The results of evaluation are shown below in Table 3.

Table 3

	0	Incidence of blistering	Throwing power in via hole openings	Residual metal deposit between conductor wirings
20	Example 3	No blisters	Good	No residue
	Comparative Example 1	Blisters found	Good	Residues found

[0474] It will be apparent from Table 3 that the printed circuit board according to Example 3 shows neither blistering nor conductor residues and indicates a satisfactory throwing power.

#### Example 4

5

[0475] The architecture of the multilayer printed circuit board 3010 according to the examples is now described with defence to Fig. 23. The multilayer printed circuit board 3010 comprises a core board 3030, concludor circuits 3034 and 3034 formed on its face and revorses sides, respectively, and buildup circuit strata 3090A and 3080B formed over asid consultact or circuits 30344 and 3034. The buildup circuit strata 3090A and 3080B comprise an interlayer traininsulating layer 3050 formed with via hobics 3090 and a conductor circuit 3158, respectively.

[0476] Disposed on the top surface of the multilayer printed circuit board 3010 are solder bumps 3076U for connection to the lands of IC bitles (not shown). Each solder bump 3076U is connected to plated-through hole 9368 through via hole 3169 and via hole 9309.

[0477] On the other hand, the underside of the printed circuit board 3010 is provided with solder bumps 3078D for connection to the lates of daughter boards (not shown). The solder bump 3078D is connected to plated-through hole 30938 through via-hole 3180 and via hole 3090.

[Q478] In the muttlesver printed circuit South and sort of exemple 4, the conductor circuit South on the correboard 3003 is foreign and in thickness (sp.) of 18 µm and the conductor layers 3058 and 3168 on the interprint printed insulating layers 3058 and 3150 are foreign and 150 are

[0479] In the following, a process for the multilayer printed circuit board 3010 is explained. First, the recipes for preparation of A. electroless plating achesive, B. interlayer resin insulating agent, C. resin filler, and D. solder resist are explained.

A. Production of starting compositions for the preparation of an electroless plating adhesive (upper-layer adhesive)

- (1) Realn composition () was prepared by mixing and eithring 35 weight parts of realn solution dissolving a 80 w. % solution of 25% actyrate or recent lovelesc eyory realn (Nippon Kayaku; mo. N. 2500) in DMD, 38 to weight parts of photosensitive monomer (Toa Gosei; Aronix M315), 0.5 weight part of antifoam (Sun Nopco; \$-858) and 3.6 weight part of antifoam (Sun
- (2) Resin composition @was prepared by mixing 12 weight parts of polyethersulfone (PES) with epoxy resin powders (Sanyo Kasei; Polymerpol) (7.2 weight parts of a powder having an average particle diameter of 1.0

- μm, and 3.09 weight parts of a powder having an average particle diameter of 0.5 μm), adding 30 weight parts of NMP to the mixture and aditating the whole mixture to mix in a bead mill.
- (3) Curing agent composition @was prepared by mixing and stirring 2 weight parts of imidazole series curing agent (Shikoku Kase); 2E4MZ-CN), 2 weight parts of photopolymerization initiator (Ciba-Beigy; Irgacure I-907), 0.2 weight part of photosensitizer (Nippon Kayaku; DETX-S) and 1.5 weight parts of NMP.
- B. Starting compositions for preparation of an interlayer resin insulating agent (adhesive for lower layer)
- (1) Resin composition (7) was prepared by mixing and stirring 35 weight parts of resin edution dissolving a 80 vf. seouthor of 25% sequite of creat in ordinace poxy resin (Nipson Kayatu; mol. et 2500) in DMCs. 4 with parts of photosensitive monomer (Tos Gosei; Aronix M315), 0.5 weight part of antiforam (Sun Nopoo; 8-d5) and 3.8 weight parts of the par
  - (2) Reals composition @was prepared by mixing 12 weight parts of polyethersulfone (PES) with 14.49 weight parts of an epoxy resin powder having an average particle diameter of 0.5 µm (Sanyo Kasei; Polymerpole) and adding 30 weight parts of NMP to the mixture, and agitating the whole mixture to mix in a bead mill.
  - (3) Curing composition @was prepared by mixing and stirring 2 weight parts of imidazole series curing agent (Shikoku Kasei; ZE6M2-CN), 2 weight parts of photopolymerization initiator (Clba-Geigy; Irgacure I-907), 0.2 weight part of photosensitizer (Nippon Kavaku, DETX-S) and 1.5 weight parts of NMP.
- 20 C. Production of starting compositions for preparation of a resin filler
  - (1) A resin composition was prepared by mixing and stirring 100 weight parts of bisphenol F epoxy monomer (Vuka Shell; mol. wat. 310, YL930J), 170 weight parts of surface-ellanated SiO<sub>2</sub> beads with an average d-ameter of 1, 6, µm (Adomatic; CRS 1101-OE; the maximum particle size controlled below the thickness (16 µm) of the inner-layer copper pattern to be described below) and 1,5 weight parts of leveling agent (San Nopoc; Lewnol SAI and adultshin the viscosity of the miximum to 45,000 to 44,000 cast 212-415.
  - (2) Imidazole series curing agent (Shikoku Kasel: 2E4MZ-CN), 6.5 weight parts.
  - (3) A resin filler was prepared by mixing mixtures (1) and (2).
  - D. Preparation of a solder resist composition

6

15

20

45

- [0480] A solder resist composition was prepared by mixing 6.6.87 g of a 60 wt. % solution of a photosensitized diigname (mol. wt. 4000) prepared by scripting 50% of the gony groups of creation novice spony press (Nippon Kayaku) in DMDG, 15.0 g of a 80 wt. % solution of bisphenol A epoxy resin (Vilipon Resilve 1001) in methyl estyl ketone, 1.6 g of imidazole series curing agent (Silkhout Kasels £4WLZ-CN), 3 g of hotosensitive polytunctional acrylic monomer (Nippon Kayaku, 18004), 1.5 g of photosensitive polytunctional acrylic monomer (Nippon Kayaku, 18004), 1.5 g of photosensitive polytunctional acrylic monomer (Nippon Kayaku, 18004), 1.5 g of photosensitive polytunctional acrylic monomer (Nippon Kayaku, 18004), 1.5 g of photosensitive polytunctional acrylic monomer (Nippon Kayaku, 18004), 1.5 g of photosensitive polytunctional acrylic monomer (Nippon Kayaku, 18004), 1.5 g of photosensitive Nippon (Nippon Resilve Nippon Res
- 40 [0481] The process for manufacturing a multilayer printed circuit board is described in the following.
  - (1) As the starting material, a copper-cisel similate 3030.4 (Misubishi gas, I-Li30) laminating a 12 µm-thick copper foil 3031 to both aides of a 0.8 mm-thick substrate 3000 having glass-proxy reain as abowin in Fig. 17, 16 yas used. Both aides of copper foil 3031 were adjusted to 3 µm of thickness by using eiching solution (Mitaubishi gas, SE-07) (Fig. 17 (Bi)).
  - (2) Through holes 3030 were pierced in the substrate 3030 by using a drill having φ = 0.3 mm. (Fig.17 (C)). Then, the desmear treatment was carried out in the inner surface of the substrate 3032 by using potassium permanganate.
  - (3) The whole subcrate board 3030 was treated with add catalyst, then 0.1 μm of electroless pitaling layer 3035 was formed. Then, the coper-electroplating is certified out in the current of A/dm<sup>2</sup> via sed electroless pitaling via year 3035 to propers the plated layer 3033 of the thickness In 15 μm (Fig.17 (D)). As a result, plated-through holes 3036 were formed in the through holes 3036 were formed in the through holes 3036.
  - (4) The conductor circuit 3034 was formed by attaching the dry film resist (ASAHI chemical, Co., AQ4059: not shown) to the surface of copper-foil 3031 in the plated film 3033 to form the pattern in US = 50/50 μ m, etching with quaric chilotide.
    - Then, the roughened layers 3038 was formed in the surface of the conductor circuit (finer layer copper pattern) 3034 and the surface and lateral sides of land 3038 of op inted-through holes 3038 (Fig. 18 (F)). The roughened layers 3038 were formed by washing the above-mentioned substrate 3030 with water and dried, sprayed with an exhibit so that the surface and lateral thing solution to both sides thereof, eithing the surface of the conductor ricuit 3034 and the surface and lateral

sides of land 3038e of plated-through holes 3036. The etching solution used was a mixture of 10 weight parts of imidazele copper (II) complex, 7 weight parts of glycolic acid, 5 weight parts of potassium chloride and 78 weight parts of delonized water.

- (5) The resin layer 3040 is formed between conductor circuits 3034 of the circuit substrate and in the plated-through holes 3036 (Fig 18 (3)). The resin filler C prepared in advance was applied to both sides of circuit substrate by roll coater to filled with the filler between conductor circuits and in the plated-through holes. The substrate was then subjected to heat treatment at 100°C for 1 hour, 120°C for 3 hours, 150°C for 1 hour and 180°C for 7 hours to cure the resin filler.
- (6) One side of the substrate board 3030 which had undergone the above treatment (6) was abraced with a beit sander using a #600 beit sanding paper (Sankyo Pilksgaku) to thoroughly remove any residue of resin filler 3040 from the surface of the conductor circuit 3034 and the surface of land 3058 of plated-through holes 3038 and, thereafter, buffed to get fild of flaws produced in the belt sanding operation. The above series of operations was similarly bendromed on the other side of the substrate obsert.

The circuit substrate 3030 thus obtained comprises resin layer 3040 between conductor circuits 3034 and the reain layer 3040 is formed in the plated through-holes. The surface of the conductor circuit 3034 and the surface and lateral sides of fland 3036a of plated-through holes 3036 are thus removed to make both sides of the substrate board flat and smooth. The resulting circuit board fleatures a firm bond between the resin filler 3040 and roughened surface 3038 in the lateral sides of the inner-layer conductor circuit 3034 or roughened surface 3038 lateral sides of land 3036a of plated-through holes 3036 and between the resin filler 3040 and the lateral sides of plated-through holes

- (7) A roughened layer 3042 on the surfaces of the conductor circuit 3034 having a thickness of 3 µm was formed by roughling the surfaces of the conductor circuit 3034 and the surface and lateral sides of land 3036a of platedthrough holes 3036 (Fig. 18 (I)).
- Sn substitution plating carried out on the roughened layer 3042 to form the 0.3 µm-thick Sn layer (not shown). Said substitution plating was Cu-Sn substitution plating carried out by using 0.1 moVL of tin borofluoride and 1.0 moVL of thingtone at 50°C and byl=12.
- (8) Using a roll coater, the interleyer resin insulating layer (for the lower layer) 3044 with a viscosity of 1.5 Pe-a six obtained in (9) showe was coated not obth sides of the substrated 3030 obtained above within 26 hours of preparation and the substrate 1030 obtained above within 26 hours of preparation and the substrate board was allowed to sit in the horizontal position for 20 minutes and dried at 60°C for 30 minutes (probake). Then, the photosensitive achievis colidatin (for the upper layer) 3046 with a viscosity adjusted to 7 Pa's as prepared in A mentioned above was coated within 24 hours of preparation and the substrate board was allowed to sit in the horizontal position for 20 minutes and, then, dried (prebaked) at 60°C for 30 minutes to provide a 35 minutes which was allowed to sit in the horizontal position for 20 minutes and, then, dried (prebaked) at 60°C for 30 minutes to provide a 35 minute.
- (9) A photomask film (not shown) printed with black dots having 4=85 µm (not shown) was superimposed on both sides of the substrate bloard 3039 formed with an adheable layer in (8) above and exposed to light at 85 m blirm? using an uttrahigh-pressure mercury are large. After spray-development with DMTG solution, the substrate 9030 was further exposed to light at 50 m blirm? using an uttrahigh-pressure mercury are layon. After spray-development with DMTG solution, the substrate 9030 was further exposed to light at 300 m.M.cm² with the uttrahigh-pressure mercury are large and healt-breaded (position) and the substrate 150°C for 3 hours, whereby a 55 µm -blick interlayer resin insulating layer (charsy struture) 3050 having 55 µm in opening copenings for the holes) 3048 with a holes) 3048 with a charge (solution) and the substrate 150°C for 3 hours, whereby a 55 µm -blick interlayer resin insulating layer (charsy struture) 3050 having 55 µm in opening copenings for 10 knoles) 3048 with a holes. The plated in the region of the photomask film (Fig. 19 (x)) was obtained. In the openings 3048 for vit holes, the plated for layer (ms.) a short was accused to be parally account.
  - (10) The substrate board 3030 was immersed in chromic acid for 1 minutes to dissolve and removed the epoxy resin particles from the surface of its adhesive layer 3050 to roughen the surface of is aid adhesive layer 3050 (Fig. 19 (L)), then immersed in a neutralizing solution (Shipley) and rinsed with water.
- Then, a palladium catalyst (Atotech) was applied to the surface of the substrate board 3030 which had been subjected to surface roughening in the above step to deposit the catalyst nucleus on the roughened layer of the surface of the electroless-polating layer 3044 and the openings for via holes 3048.
  - (11) The board 3030 was immersed in an aqueous electroless copper plating solution of the following formulation to provide a 1.6 µm-thick electroless plated copper film 3052 all over the surface (Fig. 19 (M)).

[Aqueous electroless plating solution]

[0482]

10

15

25

30

40

EDTA 150 g/L Copper sulfate 820 g/L HCHO 30 ml/L

### (continued)

NaOH	40 g/L
α,α'-Bipyridyl	80 mg/L
PEG	0.1 g/L

[Electroless plating conditions]

### [0483] Bath temperature 70°C, for 30 min.

- (12) A commercial photosensitive dry film (not shown) was pasted on the electroless plated copper film 3052 and a mask (not shown) was placed in position. Then, the exposure at 100 mJ/cm² and development with 0.8% sodium carbonate were carried out to rowide a 15 um-hick clating otherosets 3054 (Fig. 20 (N)).
- (13) Then, the resist-free area was copper-electroplated under the following conditions to construct a 15 µm-thick copper layer 3056 (Fig. 20 (0)).

[Aqueous electroplating solution]

[0484]

s

10

15

25

30

Sulfuric acid	180 g/L
Copper sulfate	80 g/L
Additive (Atotech Japan: Kaparacid GL)	1 ml/L

[Electroplating conditions]

### [0485]

Current density	1 A/dm <sup>2</sup>
Time	30 min.
Temperature	Room temp.

- (14) After the plating resist 3054 was stripped off with 5% KOH, the electroless plated metal film 3052 undernastin the plating resist was dissolved and removed by stehing with an elsting solution comprising a mixture of sulfuric acid and hydrogen percoide to provide an 18 µm (10 to 30 µm)-thick conductor circuit 3058 and via holes 3090 comprising electroless belated copper film 3055 (Fig. 20 (P)).
- (15) Following the same procedure as described in (7), a roughened surface 3062 comprised of Cu-NI-P alloy was formed on the surfaces of conductor circuit 3058 and via holes 3060 and a Sn substitution on the surface was carried out (Fig. 21 (0)).
  - (16) The sequence of steps (8) to (14) was repeated to provide an additional upper-layer interlayer reain insulating layer 3180, via holes 3160 and conductor circuit 3158. Furthermore, the surface of the via holes 3160 and conductor circuit 3158 were provided with roughened layer 3162 to complete a multilayer buildup circuit board (Fig. 21 (8)). In this process for formation of said additional upper-layer conductor circuit, no Sn substitution was carried out. 117 Than, this multilayer buildup circuit board via 517 Than, this multilayer buildup circuit board via 517 Than (15) multilayer buildup circuit board via 517 this convided with solder burns. The solder resist composition
- described under D. was coated in a thickness of 45 µm on both sides of the substrate board 3030 obtained in (16) above. After the substrate board was dieded 170° (for 200 minutes, as firm—thick photomask film (not shown) carrying a patient of dots (mask patient) was placed in intimate contact and exposure with ultraviolatilish at 1000 microff and development with DMTG water carried out. Then, the substrates board was further healt-trated at 80°C for 1 hour, at 10°C for 1 hour, at 120°C for 1 hour and at 150°C for 30°C in 100°C for 1 hours to provide a solder resist layer 30°T0 (hiskness: 20 µm) having openings 30°T1 (opening dia. 200 µm) in the solder pad areas (inclusive of via holes and their lands) (16°, 21 (S)).
- (18) Then, this substrate 3500 was immersed in an electroless nickel plaining solution (pt-4-5) containing 2.3 1x10<sup>-1</sup> moVL of nickel chloride, 2.6x10<sup>-1</sup> moVL of sodium hypophosphie and 1.6x10<sup>-1</sup> moVL of sodium otteat for 20 minutes to provide a 5 jum-thick plated nickel layer 3072 in the openings 3071. Furthermore, this board was immersed in an electroless gold plating solution containing 4.1x10<sup>-2</sup> moVL of potassium cyanide-gold, 1.6x1x0<sup>-1</sup> moVL of armonium chloride, 4.16x10<sup>-1</sup> moVL of sodium introde and 1.7x10<sup>-1</sup> moVL of sodium hypophosphib at 80%.

for 7 minutes and 20 seconds to provide a 0.03 µm plated gold layer 3074 on the plated nickel layer, whereby the via holes 3160 and conductor circuit 3158 were provided with solder pads 3075 (Fig. 22 (Ti)).

(19) Then, the openings 3071 of the solder resist layer 3070 were printed with a solder paste followed by reflowing at 200°C to provide solder bumps (solder masses) 3076U, 3076D and thereby provide a multilayer printed circuit

board 3010 (Fig. 22 (U)).

In this example, since the copper foil had thinned by etching in advance, the total thickness of copper foil 3031 and plated layer 3033 each constituting the conductor circuit 3034 becomes thinner so that the fine conductor circuit 3034 can be formed by patamed-etching mentioned above.

#### 10 Example 5

20

30

55

[0486] The process for the multilayer printed circuit board 3010 according to Example 5 is now described with reference to Fig. 24.

- (1) In this Example 5, FR-5 substrate (Matsushita Denko, R5715S) was used as both sides-copper clad laminate board 30304 (Fig. 24 (A)). Both sides of copper foil 3031 were adjusted to 3 µ m of thickness by using etching solution (Mitsubish) gas, SE-07 (Fig. 24 (B)).
  - (2) Through holes 3032 were pierced in the substrate 3030 by using a drill having \( \phi = 0.3 \) mm. (Fig.24 (C)). Then, the desmear treatment was carried out in the inner surface of the through-holes 3032 by using potassium permananate.
  - (3) The whole substrate board 3030 was treated with catalyst, then 0.1 μm of electroless plating layer 3035 was formed. Then, using the dry film resist made by Nichigo morton, Co., (NIT 225), the channel pattern (solder resist) 3092 in U.S = 3030 um was provided (Fig. 24 (D)).
- (4) The electropiating layer 3033 in thickness of 15 µm and the solder resist layer 3094 in thickness of 3 µm were formed in resist-free parts by using the above-mentioned electroless plating layer 3035 as a power suply (Fig.24 (E)).
- (5) After the plating resist 3092 was stripped off with 2% NaOH, the conductor circuit 3034 was formed by etching the electroless plated metal film 3035 and copper loil 3031 underneath the plating resist 3092. Then, the solder resist was removed using solder plate stripping solution [Fig. 24 (F)).
  - [0487] The following steps are omitted since those are the same as Example 4 mentioned above in reference with Fig. 18 to Fig.22.
  - [0488] In this Example 5, the copper foil 3031 of the both side copper clad laminate board had thinned by etching in advance.
- [0489] Therefore, since the copper foil 3031 had thinned in advance when the plated layer (electroless plating tayen) 3005 under the realist 3031 and the copper foil 3031 removed by exhibiting, the fold thickness of copper foil 3031 and plated layer 3035 becomes thinner so that the fine conductor circuit can be formed by patterned-eleching mentioned above.

# 40 Example 6

[0490] The process for the multilayer printed circuit board according to Example 6 is now described with reference to Fig. 25.

- 45 (1) As the starting material, a coppor-clad laminate 9303A (HITACHI Kasel Industries, EA87) (aminating a 12 µmink coppor foil 3031 b both sides of a 0.8 mm-thick substrate 3009 having glass-popyr resin (rigi 25 (s)) was used. Both sides of coppor foil 3031 were adjusted to 3 µm of thickness by using etching solution (Mitsubishi gas, SEO7) (Fin. 25 (8)).
- (2) Laser was irritated to the copper-clad laminate 3030A of the substrate board 3030 using carbon dioxide gas so laser (Mitsubish) Denki, ML806GTI, with an output of 30 mJ, a pulse duration of 82 × 10 \* seconds and 15 shots (Fig.28 City) to form the trough-holes 3030 awing 6 = 100 µm. Then, the desmear treatment was carried out in the lateral sides of the through-holes 3032 by potassium permanganale.
  - (9) The whole subdratte board 9309 was treated with catalyst, then 0.1 μm of electroless plating layer was formed. Then, the copper-electroplating is carried out in the current of 1.4ft/w<sup>2</sup> us and electroless plated gave properar the plated layer 9303 of the thickness in 15 μm (Fig.25 (D)). As a result, plated-through holes 9305 were formed in the through holes 9305.
    - (4) Then, the dry film resist (ASAHI chemical Co, AQ4059, not shown) was adhered to the surface of copper foil 3031 in the plated layer 3033 to form the pattern in L/S = 50/50 μm. Then etching was curried out with copper

chloride, and the resist was stripped off with 2% NaOH to form conductor circuit 3034 (Fig.25 (E)). The following steps are omitted since those are the same as Example 4 mentioned above in reference with Fig.18 to Fig.22.

- [0491] In this Example 6, since the copper foil 3031 had thinned in, the total thickness of copper foil 3031 and plated layer 3033 constituting conductor circuit 3034 becomes thinner so that the fine conductor circuit 3034 can be formed by patterned-etching mentioned above.
- [0492] Through holes can be pierced by a laser in the Example 6, though through holes were pierced by a drill in the Examples 4 and 5. Furthermore, while the surfaces of the substrate were flattened by applying the resin 3040 after the formation of conductor circuit 3034 on the core board 3030 in the above Examples, a flat multilayer printed board could be obtained without flattening treatment mendoned above since the conductor circuit 3034 had thinned in ad-

### Example 7

- 3 [043] The process for the multilayer printed circuit board according to Example 7 is now described with reference to Fig. 28. Basically, the process is same as Example 4, however as shown in Fig. 26 (A), conductor circuits 3034 and pitated through holes 3036 were formed in advance, and as shown in Fig. 26 (B), the only plated-through holes 3036 were followed by being filted with the resin filler 3040. The printed mask (not shown) which has the openings in the parts corresponding to plated-frough holes was used for filling plated-through holes 3036. Then the surface was a contract of the parts corresponding to plated-frough holes was used for filling plated-through holes 3036. Then the surface was a contract of the provided the roughened layer 3042 comprising Cu-Ni-P on the surface of the conductor direuit as shown in Fig.26 (D).
- [0444] The roughned layer was provided by the following manner. Thus, the substrate board was alkall-degrassed, soft-stehed and further treated with a catalyst solution comprising pollusium chroids and an organia celd to apply the Pd catalyst, and after activation of the catalyst, the substrate board was immersed in an electroless plating solution (PH=9) comprising copper suited (2.50 for 9 mU/L), forcise suited (2.50 for 9 mU/L), and catalyst, the substrate board was immersed in an electroless plating solution (PH=9) comprising copper suited (2.50 for 9 mU/L), and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), botro acid (5.04 for 9 mU/L), and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), botro acid (5.04 for 9 mU/L), and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surphile 455) (0.1 g/L), soft and surfactant (Nisahin Chemical, Surfacta
- 39 [0495] Then, the Interlayer resin insulating layers (for the lower layer) 3044 and 3046 were formed as shown in Fig. 26 (E). Since the conductor circuit 3034 of the core board 3034 is thin, the surface of the interlayer resin insulating layer can be flattened without filling the resin between the conductor circuit.

# Example 8

#### [0496]

35

50

## A. Production of an electroless plating adhesive

- (1) A reain composition was prepared by mixing and attring, 55 weight parts of reain solution dissolving a 30 w. % solution of 25% servicise of cresol nevolace copy reain (Nipon Kayaku; mol. v. 2500) in DMDG, 3.15 weight parts of photosensitive monomer (To Gosei; Aronix M315), 0.5 weight part of antifoam and 3.6 weight parts of N-metry byromiotionschipt(P).
- (2) Other realn composition was prepared by mixing 12 weight parts of polywithersulfone (PES) with opoxy resip powders (Sarpy Kaseji-Polymerpol) (7.2 weight parts of a powder having an average particle diameter of 1.0 µm, and 3.09 weight parts of a powder having an average particle diameter of 0.5 µm), adding 30 weight parts of NMP to the mixture and epitating the whole mixture to mix in a bead mixture and epitating the whole mixture to mix in a bead mixture and epitating the whole mixture to mix in a bead mixture and epitating the whole mixture to mix in a bead mixture and epitating the whole mixture to mix in a bead mixture and epitating the whole mixture to mix in a bead mixture and epitating the whole mixture to mixture the mixture and epitating the whole mixture and epitating the whole mixture and epitating the whole mixture and epitating the epitating the mixture and epitating the mixture and epitating the mixture and epitating the mixture and epitating the
  - (3) Another resin composition was prepared by mixing and stirring 2 weight parts of imidazole series curing agent (Shikoku Kasai; 2E4MZ-CN), 2 weight parts of photopolymertzation Initiator (Cba-Belgy; tracure I-907), 0.2 weight part of photosensitizor Michier's kotone (Nippon Kayaku; DETA-S) and 1.5 weight parts of
    - Then, the resin compositions prepared in (1), (2) and (3) were mixed to obtain the electroless plating adhesive.

#### B. Process for production of the multilayer printed circuit board

As the starting material, a copper-clad laminate laminating a 18 μ m-thick copper foil 4008 to both sides
of a 1 mm-thick substrate 4001 having glass-epoxy resin or BT (bismaleimide-triazine) resin (Fig. 28 (a)). First,

this copper-clad laminate was picroed with a drill, then the plated resist was formed, and electroless copper plating treatment was curried out to formplated-through holes 4009. Further, the copper foil was pattern-etched to form the inner-layer copper pattern in each side of the substrate (lower conductor circuit) and

The substrate thus formed with the inner-layer copper pattern 4004 was rinsed with water and dried. Then, it was subjected to an oxidation-reduction treatment using an oxidizing (blackening) solution containing NaOH (10 g/L), NaClO<sub>2</sub> (40 g/L) and Na<sub>3</sub>O<sub>2</sub> (6 g/L) to provide said the whole surface of the inner-layer copper pattern 4004 with a roughened layer 4004a and 4009a (Fig. 28 (b))

(2) Using a printer, the resin filler 4010 containing epoxy resin mainly was coated on both sides of the substrate board to fill up the clearance between the lower conductor circuits (inner-layer copper pattern) 4004 or in plated-through holes 4009 and over-dired. Thus, by this process, the resh filler 4010 was filled up the clearance between the conductor circuits (inner-layer copper pattern) 4004 or plated-through hole 4009 (Fig. 28

10

15

20

24

30

35

40

45

(9) One side of the substrate which had undergone the above treatment (2) was abraded with a bolt sender using a bet sanding paper (Sankyo Ribagaku) to horuspity remove any residue of resin like 401 from the surface of the lower conductor circuit 4004 and the surface of the land of the plates/through hole 4009 and, thereafter, butled to get if of flews produced in the bet sanding operation. The above series of operations was similarly performed on the other side of the substrate board, then the reah filler 4010 was oven-died.

As the mentioned above, the surface of resin filler 4010 filled in the plated-through holes 4009 and the roughned layer 4004 and the lower conductor circuit. 4004 were removed and both sides of the substrate band were flatiened so that the wiring substrate was obtained, in which the resin filler 4010 and the lateral aide of the plated-through holes 4009 were adheres intimately via the roughened layer 4004 and the inner wall of the plated-through holes and the resin filler 4010 were adheres intimately via the roughened layer 4004 and (4) The substrate board completing the above-mentioned stops was immersed in an electroses nickel plating solution at 90°C comprising nickel chioride (50 molt), sodium hypophosphile (10 molt), and sodium criteria (0.1 gl.) to provide 1.2 jm-thick nickel plated layer 4011a on the surface of the conductor circuit 4004 and the surface of the land of the plated-through hole 4004.

(6) Further, 2 un-thick Cu-Ni-P acicular alloy roughened layer 4011b was formed on the surfaces of the conductor circuit 4004 and lands of plated-through holes 4009 formed nickel plated layer 4011a thereon, furthermore 0.3 un-thick Sn layer was formed (Fig. 29 (a)). However, Sn layer is not shown.

The roughened layer 4011b was formed by the following manner. Thus, the substrate board was alkall-degreased, soft-eiched and further treated with a catalyst solution comprising palladium chiloride and an organic acid to apply the Pd catalyst, and alter activation of the catalyst, the substrate board was immersed in an electroless plating solution (pt-i-g) comprising copper suiflate (3.2×10° mol/L), nickel suiflate (2.4×10° mol/L), orthor acid (5.0×10° mol/L), point caped (5.0×10° mol/L), and sum hypophosphile (2.7×10° mol/L), bonc acid (5.0×10° mol/L) and surfactant (Nashin Chemical, Surphile 469) (cl. 1g/L). Two minute after dipping, the substrate board was vibrated lengthwise and crosswise every 1 seconds to thereby provide the Cu-IV-IP acidual raily orginahed layer 4011b on nickel layer 4011a on the surfaces of the conductor circuit 4004 and lands of plated-through holes 4006.

(6) Using a roll coater, the an electroless plating adhesive as obtained in A. mentioned above was coated on both sides of the substrate board twice, and the substrate board was allowed to sit in the horizontal position for 20 minutes and dried at 80°C for 30 minutes. (Fig. 28 (b))

(7) A photomask filmpinted with black dots having e=200,µ m was superimposed on both sides of the substrate board formed with an adheave layer in (6) above and exposed to fight at 500 m/Jord\* using an utrahigh-pressure mercury are lamp and spray-development with dimethylene grycol dimethyl ether (DMTG) solution to provide openings for via hole 4000 having e= 68 µ m on the adheavish layer. Then, the substrate was further exposed to light at 3000 m/Jord\* with the ultrahigh-pressure mercury are lamp and heat-treated (postbasked) at 100°C for 1 hour, and further at 150°C for 5 hours, whereby a 58 µ m+hick interlayer resin insulating layer 4000 kHz/qs = 95 µm openings (polening for via holes 4000) with a good dimensional betraneae corresponding to that of the photomask film (Fig. 29 (ci)) was obtained. The aspect ratio of said openings for via holes is 0.41.

(9) The substrate formed with openings for via holes 4006 was immersed in chromic acid (750 g/l) at 73°C for 20 minutes to dissolve and removed the epoxy reain particles from the surface of the interlayer resin insulating layer 4002 to roughen the surface, then immersed in a neutralizing solution (Shipley) and rinsed with water (Fig. 29 (dh).

Then, a palladium catalyst (Atotech) was applied to the surface of the substrate board which had been suchcated to surface roughening in the above step to deposit the catalyst nucleus on the surface of the interlayer resin insulating layer 4002 and inner side of openings for via holes 4006.

(9) Thereafter, the substrate board was immersed in an aqueous electroless copper plating solution of the following formulation to provide a 0.8 μm-thick electroless plated copper film 4012 all over the surface (Fig. 30 (a)).

# 5 [Aqueous electroless plating solution]

#### [0497]

10

15

30

EDTA	150 g/L
Copper sulfate	20 g/L
HCHO	30 ml/L
NaOH	40 g/L
α,α'-Bipyrldyl	80 mg/L
PEG	0.1 g/L

(Electroless plating conditions)

## [0498] Bath temperature 70°C, for 30 min.

(10) A commercial photosensitive dry film was pasted on the electroless plated copper film 4012 and with a mask placed in position, exposure at 100 mJ/cm² and development with 0.8% sodium carbonate were carried out to provide a plating orbotrosist 4003 (Fig. 30 (b)).

(11) Then, electroplating was curried out in the following condition to form 16 μm-thick copper electroplating layer 4013 (Fig. 30 (c)).

> a) The substrate board was immersed in the mixture containing cleaner conditioner aqueous solution (Atotech Japan, FR, 100 g/l) and sulfuric acid at 50 °C, for 5 min.

b) Washing twice with water at 50 °C.

c) Immersed and mixed in the 10 v/v % of aqueous solution of sulfuric acid for 1 min.

d) Washing with water twice.

 e) Immersed in an aqueous electropiating solution and the direct current plating was curried out. Thereafter, conductor dreuit 4005 and via holes 4007 having a flat upper surface (16 jum thick, US=37/37 jum) comprising electroless plated copper film 4012 and copper electropiating layer 4013 were formed.

# [Aqueous electroless plating solution]

# [0499]

Sulfuric acid	220 g/L
Copper sulfate	65 g/L
Chloride ion	40 ppm
Thiourea	0.4 mmol/L

#### 45 [Electroless plating conditions]

# [0500]

50

55

Current density	1.5 A/dm <sup>2</sup>
Time	48.5 min.
Temperature	20 °C
Cathode	Copper-containing phosphorus

(12) Then, the substrate board was immersed in an electroless nickel plating solution containing nickel chloride (30 g/L), sodium hypophosphite (10 g/L) and sodium citrate (10 g/L) for 20 minutes to provide a 1.2 µm-thick plated nickel layer 4011a on the conductor circuit and the land 4007 of the plated-through holes (Fig. 31 (d)).

After the plating resist 4003 was stripped off with 5% KOH, the electroless plated metal film 4012 underneath

the plating resist 4003 was dissolved and removed by etching with an mixture solution of sulfuric acid and hydrogen peroxide (Fig. 31 (a)).

- (13) Following the same procedure as described in (5), a roughened surface 4011b comprised of Cu-Ni-P alloy was formed on the surfaces of conductor circuit 4005 (Fig. 31 (b)).
- (14) The sequence of steps (6) to (13) was repeated to provide an additional upper-layer conductor circuit (Fig. 31 (c)), and then the multilayer printed circuit board was provided by forming solder resist layers and solder bumps.

Example 9

10 [0501] The multilayer printed circuit board was obtained as the same procedure as Example 8 except the concentration of thiourea 0.3 mmol/L.

Example 10

15 [0502] The multilayer printed circuit board was obtained as the same procedure as Example 8 except the concentration of thiourea 0.5 mmol/L.

Example 11

20 [0503] The multilayer printed circuit board was obtained as the same procedure as Example 8 except the concentration of thiourea 0.15 mmol/L.

Example 12

25 [0504] The multilayer printed circuit board was obtained as the same procedure as Example 8 except the concentration of thiourea 1.30 mmoVL.

Example 13

30 [0505] The multilayer printed circuit board was obtained as the same procedure as Example 8 except 0.4 mmol/L of polyethylene grycol aqueous solution was used instead of thiourea.

Example 14

55

35 [0506] The multilayer printed circuit board was obtained as the same procedure as Example 8 except 0.4 mmol/L of sodium cyanide aqueous solution was used instead of thiourea.

Comparative Example 2

40 [0507] The multilayer printed circuit board was obtained as the same procedure as Example 6 except the concentration of thiourea 0.08 mmol/L.

Comparative Example 3

45 [0508] The multilayer printed circuit board was obtained as the same procedure as Example 8 except the concentration of thiourea 1.55 mmol/L.

[0509] The cross sections of the multilayer printed circuit boards obtained by Examples 8 to 14 and Comparative Examples 2 to 3 were observed by light microscope, and the degree of packing, thickness of the conductor circuit, and flatness on the via holes were observed. The results were shown in Table 4.

#### Table 4

Class of the conference of the Thirty or of the

		openings	holes	circuits (µ m)
i	Example 8	Complete filled	Flat	16.5
	Example 9	Complete filled	Flat	16.5
	Example 10	Complete filled	Flat	16.5

Table 4 (continued)

	iable + (continued)			
		Degree of the filling in the openings	Flatness of the surface of via holes	Thickness of the conductor circuits (μ m)
5	Example 11	Complete filled	Slight convexing at the center	16.5
	Example 12	Complete filled	Slight concaving at the center	16.5
	Example 13	Complete filled	Flat	16,5
10	Example 14	Complete filled	Flat	16.5
	Compar. Ex.2	Complete filled	Convexing	Not formed
	Compar. Ex.3	Not filled	Large concaving	16.5

- [0510] As obvious from the above-mentioned Table 4, the complete packing and the formation of the conductor circuit were accomplished at the same time by using aqueous solution containing 0.1 to 1.5 mmol/L of additives as a plating solution at curving out an electroplating.
  - [0511] Further, a flat upper surface of the via holes could be obtained by setting the concentration of thiourea at 0.3 to 0.5 mmoVL.
- Example 15

[0512] The process for manufacturing a multilayer printed board according to Example 15 is now described with reference to the drawings.

- 25 [0513] First, the recipes for preparation of A. elactroless plating adhesive, B. Interlayer resin insulating material, C. rasin filler, and D. solder resist for use in this process for manufacturing a multilayer printed circuit board in accordance with Example 15 are explained below.
  - [0514] A. Production of starting compositions for the preparation of an electroless plating adhesive (upper-layer adhesive)
- [Resin composition(1)]

[DS15] A resin composition was propared by mixing and stifring 35 weight parts of resin solution dissoving a 80 wt., solution of 25% exciptes of cream norwise popur perin (Nippon Keyskur, mol. wt. 2500) InDMDs, 3.15 weight parts of photosensitive monomer (Tos Gosei; Archix M315), 0.5 weight part of entitiosem (Sun Nopco; S-65) and 3.6 weight parts of NMP.

[Resin composition @]

- 60 [0516] A resin composition was prepared by mixing 12 weight parts of polywhersulfone (FES) with opoxy real powders (Saryo Kase); Polymerpo) (72 weight parts of a powder having an average particle diameter of 1,0 µm, and µm.0.9 weight parts of a powder having an everage plarticle diameter of 0.5), adding 30 weight parts of NMP to the mixture or and a patient give who emixture to mix in a bead mill.
- ... [Curing agent composition (3)]
  - [0517] A curing composition was prepared by mixing and stirring 2 weight parts of imidazole series curing agent (Shikoku Kasei, 2E4MZ-CN), 2 weight parts of photopynreization initiator (Ciba-Beigy; Irgacure I-907), 0.2 weight part of photosensitizer (Nippon Kayaku; DETX-S) and 1.5 weight parts of MMP.
- Starting compositions for preparation of an interlayer resin insulating agent (adhesive for lower layer)

[Resin composition (1)]

55 [0518] A reain composition was prepared by mixing and attiring 35 weight parts of reain solution dissoving a 80 wt. % solution of 25% excipted or receis novolace peopr years (Nippon Avagkur, mol. et. 2500) in DMDG. 4 weight parts of photosensitive monomer (Toa Gosek, Aronix M315), 0.5 weight part of antiform (Sun Nopco; S-95) and 3.6 weight parts of M315).

[Resin composition (2)]

[0519] A resin composition was prepared by mixing 12 weight parts of polyethersulfone (PES) with 14.49 weight parts of an epoxy resin powder having an average particle diameter of 0.5 µm (Sanyo Kasel; Polymerpole) and adding 30 weight parts of NMP to the mixture, and adlating the whole mixture to mix in a bead milt.

[Curing composition (3)]

- [0520] A curing composition was prepared by mixing and stirring 2 weight parts of imidazole series curing agent (Shikoku Kasei; ZE4MZ-CN), 2 weight parts of photopolymerization initiator (Ciba-Geigy; Irgacure I-907), 0.2 weight part of photosensitizer (Nipon Kayaku, DET-S) and 1.5 weight parts of Nipon Kayaku, DET-S) and 1.5 weight
  - C. Production of starting compositions for pregaration of a resin filler
- 15 [Resin composition 1]

[0821]. A resin composition was prepared by mixing and stirring 100 weight parts of bisphanol F pepay monomer (Yuka Shell; mol. wor. 310, Y1983U), 170 weight parts of surface-silanated SiO<sub>2</sub> beads with an average dismeter of 1.6 µ m (Adomatic, CRS 1101-CE; the maximum particle size controlled below the thickness (15 µm) of the inner-layer coppor pattern to be described below) and 1.5 weight parts of leveling agent (San Nopco; Levenol S4) and adjusting the viscosity of the mixture to 4.5 000 to 4,900.0g as 72stt\*C.

[Curing composition 2]

50

56

- 25 [0522] Imidazole series curing agent (Shikoku Kasei: 2E4MZ-CN), 6.5 weight parts.
  - D. Preparation of a solder resist composition
  - [0839] A soldar freist composition was propared by mixing 48.67 g of a 60 wt. % solution of a photosensitized oligomer (mol. wt. 400) prepared by acrylising 50% of the goory groups of creal novolace goory resin (Nippon Kayaku) in DMDG, 15.0 g of a 80 wt. % solution of bisphenol A epoxy resin (Yuka Shalt, Epikote 1001) in methyl ethyl ketone, 1.8 g of Imdazole series curing agent (Shikoku Kasel; ZEMAZ-GN), 3 g of photosensitive polyfurcional arrylic monomer (Nippon Kayaku, 18004), 15 g of vibosensitive polyfurcional acrylic momorner (Nippon Kayaku, 1804), 15 g of vibosensitive polyfurcional acrylic momorner (Nippon Kayaku, 1804), 15 g of vibosensitive polyfurcional acrylic momorner (Nippon Kayaku, 1804), 15 g of vibosensitive vibolinic kessensitive vibolinic on 2 g of photopolymerization initiation benzophenome (Kanto Chemical) and 0.2 a of photopolymerization initiation benzophenome.
  - was adjusted to 2.0 Pa-s at 25°C.

    [0524] Viscosity measurement was carried out with a Type B viscometer (Tokyo Keiki, DVL-B) using a rotor No. 4 for 60 rpm and a rotor No. 3 for 6 rpm.
- [0525] The process for manufacturing a multilayer printed circuit board according to Example 15 is now described with reference to Figs. 32 to 37. In Example 15, the multilayer printed circuit board was fabricated by the semi-additive
- (1) As the starting material, a copper-claid laminate 5030A laminating a 18 jum thick copper foil 5012 to both sides of a 1 mm-thick substrate 500 having glasse soyr relan or BT (biranseindied-chizalin) serial as abovan in 522 (A), First, using a laser processor, through holes 5016 for plated-through holes were plerced in this copper-claid laminate 5030A Fig. 32 (B).

The laser processing equipment which can be used in this step includes a carbon dioxide gas laser equipment. a UV laser equipment and an eximer laser equipment. The preferred diameter 0 of the through holes 5016 is 100 to 200 µm. Among sald machines, the carbon dioxide gas laser equipment, which features a high processing speed and a low-cost operation and, hence, is most suited for industrial use, is the laser processor of choice for the practice of the invention of the fifth group.

Thus, when a drill is used for plericing through holes, even the smallest diameter D of the holes is 300 µm so that when via holes 5000 are formed in the manner of covering plated-frough holes 5016 as in the example described above with reference to Fig. 36 (S), the diameter of the via hole 5000 becomes large, making it mandatory to reduce the density of via holes 5000 in the literaleyer resin insulating layer 5000 and the writing density of the conductor circuit (S05E). In this example, therefore, the reduction in writing density on the side of the interlayer resin insulating layer 5005 is obvisted by delimiting the diameter of through holes 501 6 to not greater than 200 µm by using a laser. The lower limit to held densiter of 100 µm in set only because through holes or greater than 100 µm by

µm in diameter can hardly be piercod even with a laser beam. While, in this example, through holes not greater han 200 µm in diameter are formad with a laser equipment, it is permissible to pierce through holes as large as 300 µm in diameter by means of a drilling machine as in the prior art and form via holes so as to cover the through holes for reducing the wifing length.

(2) Then, the core board 5030 was electroless plated to form a plated metal film 5018 on the inner walls of through holes 5016 (Fig. 32 (C)).

5

10

15

20

25

35

- (3) The copper foil 5012 of the core board 5030 was then pattern-etched to provide plated-through holes 5036 and a conductor circuit (an inner-layer copper pattern) 5034 (Fig. 32 (D)).
- (4) The substrate board 5030 films formed with the Inner-layer copper pattern 5034 and plated-through holes 5038 was rinsed with water and dried. Then, it was subjected to an exidation-reduction treatment using an exidizing (blackening) solution containing NaOH (10 g/L), NaClO<sub>2</sub> (40 g/L) and Na<sub>2</sub>PO<sub>4</sub> (6 g/L) and reducing solution containing NaOH (10 g/L) and Na<sub>2</sub>PO<sub>4</sub> (6 g/L) and valee (40 g/L) and val
- (5) The starting compositions mentioned under (C) for preparation of a resin filler were mixed and compounded to prepare a resin filler.

(5) Lising a roll coater, the reain filler 5028 obtained in (6) above was coated on both sides of the substrate board 5030 within 24 hours of preparation to fill up the clearance between the conductor circuit, finer-layer coaper pattern) 9034 and conductor circuit 5034 and within the plated-through holes 5036 and dried at 70°C for 20 minutes. The other side of the substrate was also treaded with relatified region to fill up the conductor circuit 5034 and within the plated-through holes 5036 to flig the factors are between the conductor circuits 5034 and in the plated-through holes 5036, followed by oven-drying at 70°C for 20 minutes (Fig. 33 (Fig.)).

circuits 3094 and in the plated-enrough mosts 3005, instruct of yorker larging at 1004 20 minutes (rg. 30 fg). (7) One side of the substrate board 5030 which had undergone the above treatment (6) was standed with a belt sander using a 86000 bett sanding paper (Sandyo Rikegaku) to thoroughly morney and presidue of resh filter 5028 from the surface of the inner-layer copper patient 5034 and the surface of the land 50386 of the plated-through hole 5036 and, thereafter, buffed to get rid of flaves produced in the belt sanding operation. The above series of operations was similarly performed on the other side of the substrate board (Fig. 33 (6)).

The board was then subjected to heat treatment at 100°C for 1 hour, 120°C for 3 hours, 150°C for 1 hour and 180°C for 7 hours to cure the resin filler 5028.

The surface Byer of the reah filler 5028 in plated-through holes 5038 and the roughened layer 5038 on the inner-layer conductor circuit 5034 through the roughened layer 5038 are thus removed to make both sides of the substrate board 5030 flat and smooth. The resulting circuit board reasures a firm bond between the resin filler 5028 and the lateral sides of the inner-layer conductor circuit 5034 and between the resin filler 5028 and the inner walls of lateral-through holes 5038 through said roughened flaver 5038.

- Thus, in this step, the surface of the resin filler 5028 and the surface of the inner-layer copper pattern 5034 were made flush.
- were misco risan.

  (9) The substrate board 5030 formed with the conductor circuit 5034 was alkaif-degressed, soft-etched and further treated with a catalyst solution comprising palladium chloride and an organic acid to apply the Pd catalyst, and after activation of the catalyst, the substrate board was immersed in an electroless plating solution (p1-49) comprising 3.2xt 0.2 mol/L of copper suifate, 3.9xt 0.2 mol/L of nickel sulfate, 5.4xt 0.2 mol/L of complexing agent, 3.3xt 0.2 mol/L of solution thypophosphile, 5.0xt 0.1 mol/L of nickel sulfate, 5.4xt 0.2 mol/L of complexing agent, 3.3xt 0.2 mol/L of nickel sulfate, 5.4xt 0.2 mol/L of complexing agent, 3.3xt 0.2 mol/L of nickel sulfate, 5.4xt 0.2 mol/L of complexing agent, 3.3xt 0.2 mol/L of complexing agent, 3.3xt 0.2 mol/L of solution sulfate, 5.4xt 0.2 mol/L o

Then, a Cu-Sn substitution reaction was carried out using 0.1 mol/L of tin borofluoride and 1.0 mol/L of thiourea at 35°C and pH=1.2 to provide a 0.3 µm-thick Sn layer (not shown) on the roughened layer.

- (9) The starting compositions B, for preparation of an interlayer resin insulating layer were mixed under stirring and adjusted to a viscosity of 1.5 Pa.s to provide an interlayer resin insulating agent (for the lower layer).
  - (10) Then, the starting compositions A. for preparation of an electroless plating adhesive were mixed under stirring and adjusted to a viscosity of 7 Pa.s to provide an electroless plating adhesive solution (for the upper layer).
    - (11) Using a roll coater, the interlayer reain insulating agent (for the lower layer) 5044 with a viscosity of 1.5 Pa.s as obtained in (9) above was coated no bit of leds of the substrate obtained in (9) above with 124 hours of preparation and the substrates board was allowed to at in the horizontal position for 20 minutes and dried at 80°C for 30 minutes (probably). Then, the photosensitive achievies volution (for the upper layer) 5046 with a viscosity adjusted to 7 Pa.s as prepared in (10) bove was coated within 24 hours of preparation and the substrate board was allowed to at in the horizontal position for 20 minutes and, then, dried (probabled) at 60°C for 30 minutes to provide a 50 minutes with 26 minutes and (15).
    - (12) A photomask film (not shown) printed with black dots having  $\phi$ =85  $\mu$ m not shown was superimposed on both sides of the substrate board 5030 formed with an adhesive layer in (11) above and exposed to light at 500 mJ/cm<sup>2</sup> using an ultrahip-pressure mercury are lamp. After grays-development with DMTG solution, the substrate 5030 mJ/cm<sup>2</sup> and the properties of the substrate 5030 mJ/cm<sup>2</sup> and the

was further exposed to light at 3000 m./cm² with the ultrahigh-pressure mercury are liemp and heal-treated (postbacked) at 100°C for 1 hour, at 120°C for 1 hour and further at 150°C for 3 hours, whereby a 35 µm-thick interleyer realn insulating layer (pinary structure) 5505 having 35 µm 9 openings (openings for via holes) 5048 with a good dimensional tolerance corresponding to that of the photomask film (Fig. 34 (J)) was obtained. In the openings 5048 for via holes, the plated this layer (not shown) was caused to be partially exposed.

(13) The substrate board 5090 formed with openings 5048 was immersed in chromic add for 19 minutes to dissolve and removed the peopy resin particles from the surface of the interlayer reals insulating layer 5050 to roughen the surface of said interlayer real insulating layer 5050 (Fig. 34 (K)), then immersed in a neutralizing solution (Shipley) and rinsed with water.

(14) Then, a palladium catalyst (Atoken) was applied to the surface of the substrate board 5030 which had been subjected to surface roughening in the above step (13) to deposit the catalyst nucleus on the surface of the interlayer realn instillating layer 5505. Thereafter, the substrate board 5030 was immersed in an aqueous electroless copper plating solution of the following formulation to provide a 0.8 jum-thick electroless plated copper film 5052 all over the surface Fife. 34 (1.1).

[Aqueous electroless plating solution]

[0526]

10

15

25

EDTA 150 g/L Copper sulfate 20 g/L HCHO 30 ml/L NaOH 40 g/L α,α'-Bipyridyl 80 mg/L PEG 0.1 g/L

[Electroless plating conditions]

- 30 [0527] Bath temperature 70°C, for 30 min.
  - (15) A commercial photosensitive dry film was pasted on the electroless plated copper film 5054 formed in the
  - (14) and with a mask placed in position, exposure at 100 mJ/cm² and development with 0.8% sodium carbonate were carried out to provide a 15 µm-thick plating photoresist 5054 (Fig. 34 (M)).
  - (18) Then, the resist-free area was copper-electroplated under the following conditions to construct a 15 

    µm-thick copper electroplating layer 5056 (Fig. 34 (N)).

[Aqueous electroplating solution]

[0528]

Sulfuric acid	180 g/L
Copper sulfate	80 g/L
Additive (Atotech Japan; Kaparacid GL)	1 mVL

[Electroplating conditions]

[0529]

55

Current density	1 A/dm <sup>2</sup>
Time	30 min.
Temperature	Room temp.

(17) After the plating resist 5054 was stripped off with 5% KOH, the electroless plated metal film 5052 underneath the plating resist was dissolved and removed by etching with an etching solution comprising a mixture of sulfurior acid and hydrogen peroxide to provide an 18 µm-thick conductor circuit 5058 and via holes 5060 comprising elec-

troless plated copper film 5052 and electroplated copper film 5056 (Fig. 35 (O)).

(18) Following the same procedure as described in (8), a roughened surface 5062 comprised of Cu-Ni-P alloy was formed on the surfaces of conductor circuit 5058 and via holes 5080 and a Sn substitution on the surface was carried out (Fig. 35 (P)).

- (19) The sequence of staps (9) to (17) was repeated to provide an additional upper-layer interlayer reash insulating layer 5160, via holes 5169 and conductor circuit 516. Furthermore, the surface of the visit holes 5169 and conductor circuit 5168 were provided with roughened layer 5162 to complete a multilayer buildup circuit board (Fig. 35 (20)). In this process for formation of said additional upper-layer conductor circuit, no Said statistician was carried for the said of the said additional upper-layer conductor circuits, no Said statistician was carried for the said additional upper-layer conductor circuits, no Said statistician was carried for the said for the said additional upper-layer conductor circuits, no Said statistician was carried for the said additional upper-layer conductor circuits, no Said statistics was carried for the said additional upper-layer conductor circuits.
  - (20) Than, this multilayer buildup circuit board was provided with solder burnps. The solder resist composition described under (O) was coaded in a thickness of 49 me o both sides of the substrate board 500 obtained in (19) above. After the substrate board was circle at 70°C for 20 minutes and further at 70°C for 30 minutes, a 5 mm-bitck plotemask film (not above) carrying a pattern of dots (mask pattern) was placed in latimate contact and appearure with ultravioles light at 100 m blom<sup>2</sup> and development with DMTG were carried out. Then, the substrate
  - exposure with ultraviolet light at 1000 mJ/cm<sup>2</sup> and development with DMTG were carried out. Then, the substrate board was further heat-treated at 80°C for 1 hour, at 100°C for 1 hour, at 120°C for 1 hour and at 150°C for 3 hours to provide a solder resist layer 5070 (thickness: 20 µm) having openings 5071 (opening dia. 200 µm) in the solder pad areas (inclusive of via holes and their lands) (Fig. 36).
  - (21) Then, this board 5030 was immersed in an electroless nickel plating solution (pH=4.5) containing 2.31x10<sup>-1</sup> mol/L of nickel chloride, 2.8x10<sup>-1</sup> mol/L of sodium hypophosphite and 1.85x10<sup>-1</sup> mol/L of sodium citrate for 20 minutes to provide a 5 um-thick plated nickel layer 5072 in the openings 5071.
  - Furthermore, this board was immersed in an electroless gold plating solution containing 4.110<sup>2</sup> mol/L. of potassium cyanide-gold, 1.87x10<sup>1</sup> mol/L. of ammonium chloride, 1.16x10<sup>1</sup> mol/L of sodium citrate and 1.7x10<sup>1</sup> mol/L of sodium hypophosphite at 80% for 7 minutes and 20 seconds to provide a 0.03 µm plated gold layer 6074 on the plated nickal layer, whereby the via holes 5160 and conductor circuit 5158 were provided with solder pads 5075 (Fig. 36).
- (22) Then, the openings 5071 of the solder resist layer 5070 were printed with a solder paste followed by reflowing at 200°C to provide solder bumps (solder masses) 5078U, 5076D and thereby provide a multilayer printed circuit board 5010 (Flg. 38).
- (0530) Finally, as shown in Fig. 37, the bumps 5078U of the multilayer printed circuit board 5010 were set in registration with the pads 5092 of an IC Chip and caused to reflow to mount the IC Chip 5092 on the multilayer printed circuit board 5010. Furthermore, the multilayer printed circuit board 5010 was mounted on a daughter board 5094 by satting it in registration with its pads 5098 and reflowing.
  - [0531] In the above-mentioned example, the multilayer printed circuit board was fabricated by the semi-additive process, however the multilayer printed circuit board abricated by the full additive process can be said to belong to the fifth croue of the invention.

#### Example 16

45

15

20

[0532] In the following, the process for manufacturing a multilayer printed board according to Example 16 is now described with reference to the drawings.

- A. Production of starting compositions for the preparation of an electroless plating achiesive (upper-layer adhesive)
  The objective compositions were obtained by the same method as Example 15. B. Starting compositions for
  preparation of an interlayer resin insulating acent (adhesive for lower layer)
- The objective compositions were obtained by the same method as Example 15.
  - C. Production of starting compositions for preparation of a resin filler

The objective compositions were obtained by the same method as Example 15.

50 D. Preparation of a solder resist composition

[0533] The objective compositions were obtained by the same method as Example 15.

- [0534] The process for manufacturing a multilayer printed circuit board according to Example 16 is now described with reference to Figs. 39 to 45. In Example 16, the multilayer printed circuit board was fabricated by the semi-additive process.
  - (1) As the starting material, a copper-clad laminate 6030A laminating a 16 μ m-thick copper foil 6012 to both sides of a 0.5 mm-thick substrate 6030 having glass-epoxy resin or BT (bismale/mide-triazine) resin (Fig. 39 (A)). Etching

resists were formed at the both sides thereof, etching treatment was curried out with an aqueous solution of sulfuric acid-hydrogen peroxide to provide the core board 6030 containing the conductor circuit 6014 (Fig. 39 (B)).

The core board 60:00 was prepared by laminating preparess. For example, the prepress at 8 stage prepared by immersing egory resin, polyminder each, bismalerinder-traiter resin, funding resin (polymersing) very resin, polyminder stage propared, polymers laminated to the fibrous matrix sheet or non-woven flabrice of glass cloth or aramid cloth, and then hot-pressed to provide the core heard.

As the circuit board on the core board, there can be mentioned not shown).

10

25

30

40

The fabricating method is described in the following. Thus, the substrate board 6030 was acid-depreased, soft-actived and further treated with a catalyst solution comprising palladum chloride and an organic acid to pre-cipitate the Pd catalyst, and after activation of the catalyst, the substrate board was immersed in an electroless plating solution (pt-1-g) comprising copper suitate (8 pt), nickel suitate (8 pt), citie acid (15 pt), sodown hypophosphite (29 pt), both caid (31 pt), and surfactant (1 pt), but bentley) provide Cu-N-Pa clausir alloy oversing layer and roughened layer 6027 on the surfaces of conductor layer 6025 covering the conductor circuit 6014 and the filter 6022.

Cu-Sn substitution plating was carried out by using 0.1 mol/L of tin borofluoride and 1.0 mol/L of thiourea at 50°C and pH=1.2 to provide 0.3 um-thick Sn layer (not shown) on the surface of the roughen layer 6010.

The roughen layer comprised of Cu-Ni-P alloy may be also formed by forming so-called blacken-reduction layer on the surface of the conductor layer 6026a covering the conductor circuit 6014a and the filler 6022, filling the resin such as happened if bye ecopy resin between the conductor circuits, sartading the surface, and platfler of the above-mentioned (9), (10) The above-mentioned resin filler C. for flattening the surface of the substrate was menerated.

(11) Using a roll coater, the resin composition 6028 prepared by the procedure described above in (10) was applied on both sides of the substrate board 6030 to fill the upper conductor layer 6026s, to fill the lower conductor layer 6028s or conductor circuit 6014s with the resin filler, and oven-dried at 70°C for 20 minutas (Fig. 41 (M)).

(12) One side of the substrate board which had undergone the above procedure (11) was abrated with a belt active vising 4600 bit sanding paper (Sasing'o Rileagaku) to thoroughly remove the resh filler 5028 from the surface of the conductor layer 6028 gd, 10 and NaRH (6 gU) to provide the roughend layer 5020 on the whole surface of the conductor 618 containing the plated-through holes 6038 (Fig. 39 (Ei). Said roughened layer was formed by an oxidation-reduction retarment, however the approximation with a apuece similar estimate solution containing a cupric complex compound and an organic acid and metal plating using Cu-Ni-P alloy can be also used. (4) The plated-through holes 6038 were filled with the resh filler 4022 containing copper particle of average diameter - 10 µ m (Tatsuta Densen, non-conductive hole-plugging copper paste, trade name; DD paste) by screen printing, and then ded and curred. (Fig. 39 (E)) Timus, the resh filler was coloid by printing method on the substrate board set the mask on the openings of the plated-through holes to fill the plated-through holes, and then dried and

The reain filled in the plated-through holes comprises metal particle, thermosetting reain and curing agent, or preferably comprises metal particle and thermosetting reain and, where necessary, additional solvents. Since, if these filler contain metal particles, the metal particles are exposed when abrading those surface and the surface is unified with the conductor circuit formed thereon via the exposed metal particles, stripping between the conductor is unified with the conductor circuit formed thereon via the exposed metal particles, stripping between the conductor layer is hardly occurred even under the hard condiction of high temperature and high humidity such as PCT (Pressure cooker test). These filler do not occur the migration of metal ion since those are filled in the plated-through holes having the wall side of metal layer.

As the metal particles, there can be used copper, gold, silver, aluminum, nickel, titanium, chromium, thribad, platinum. The particle diameter of those metal particles is prefarably, 0.1 to 50 µm. This is locause, the euritace of copper is oxidized to worsen wetability against the reain when the diameter is less than 0.1 µm, while the printing efficiency becomes worse when the diameter is over 50 µm. The addition amount of the metal particles is preferably 30 to 90 wt.%. This is because the adhesion of cover palling becomes worse when the amount is sees than 30 wt.%, while the printing differency becomes worse when the amount is over 90 µm. The sees than 30 wt.%, while the printing differency becomes worse when the amount is over 90 µm. The

As the resins which can be used, epoxy resin such as bisphenol A type and bisphenol F type, phenolic resin, polyimide resin, polyeterafluoroethylene (PTFE), bismaleimide-triazine (BT) resin, PFA, PPS, PEN, PES, nylon, alamide, PEEK, PEKK and PET can be used.

As the curing agents, imidazole type, phenol type, amine type can be used.

As the solvents, there can be mentioned NMP (normal methyl pyrrolidone) DMDG (diethylene glycol dimethyl ether), glycorin, water, 1-cicrohaxand, 2-cicrohaxand, 3-cicrohaxand, cicrohaxandn, methyl cellsolve, methyl cellsolve scetate, methand, ethand, butand, propend.

The non-conductive filler is preferably used. This is because the shrinkage caused by curing becomes small and the stripping between the conductor layer and via holes is hardly occurred when using the non-conductive filler. The metal surface-improving agents such as a slance ocuping agents must be used for improving the bond

strength between the metal particle and resin. As other additives which can be used, antiforming agents such as acryl type antiforming agent and silicone type antiforming agent, inorganic fillers such as allica, alumina, talc may be added. Slane coupling agents may be also coated on the surface of the metal particle.

Such fillers are printed in the following condition, for example. Thus, using mask board of mesh board made of tetron and angle squeege with 45° d angle, the printing is curried out under the condition of a Cu paste viscosity of 120 Pas, aqueege speed at 13 mm/sec, and squeege depression of 1 mm.

Then, the residue of resin filler 6022 was removed from the surface of the roughened layer 6020 on the conductor 6018 and the plated-through these 6038 using a 6000 bett anding open Clankyo Rilsagola) and, thereafter, butfed to get rid of flaws produced in the best sanding operation to make the surface of the substrate board 6000 flate (Fig. 40 (G)). Thus, in this step, the substrate board 6000 which comprises being strongly interconnected between the inmerlayer of the plated-dhrough hole 6000 and the resin filler 6022 through the roughened layer 9000 flates.

(5) The Pd catalyst (Atotech) was applied to the surface of the substrate board 6030 made flattened in the above-mentioned (4), the electroless copper plating according to the above-mentioned (2) was curried out to provide 0.6 un-thick electroles cooper plating layer 6025 (Fig. 40 (H)).

(a) Then, the copper-electroplating under the following conditions was curried out to construct a 15 µm-thick copper layer 6024, thick plating of the conductor circuit 6014, and conductor layer 6026a covering the filler 6022 filled in the plated-through holes 6036 (found lands of plated-through holes) (Fig. 40 (II)).

(Aqueous electroplating solution)

# [0535]

10

25

25

40

50

Sulfuric acid	180 g/L
Copper sulfate	80 g/L
Additive (Atotech Japan: Kaparacid GL)	1 ml/L

[Electroplating conditions]

# [0536]

Current density	1 A/dm <sup>2</sup>
Time	30 min.
Temperature	Room temp.

(7) A commercial photosensitive dry film was pasted on the both sides of the substrate board 6000 forming the part of the conductor circuit 6014 and the conductor layer 6026a and with a mask placed in position, exposure at 100 mJ/cm² and development with 0.8% sodium carbonate were carried out to provide a 15 µ m-thick etching resist 6025 (Fig. 40 (J)).

(8) Alther the plating layers and may be extended to the many that the plating layers and may be extended to the many that the plating layers are sized to 30 was stripped of with 19%. KICH to provide the modulour circuit 180 may be resist 100.00 was stripped of with 19% of the modulour circuit 180 may be resist 100.00 was stripped of with 19% of the modulour circuit 180 may be resist 100.00 was stripped of with 19% of the modulour circuit 180 may be resisted of CI-NIP- allow 20% from 40 miles 19% of the modulour circuit 180 may be resisted of CI-NIP- allow 20% from 40 miles 19% of the modulour 180 may be resisted of CI-NIP- allow 20% of the modulour 180 may be resisted of CI-NIP- allow 20% of the modulour 180 may be resisted of CI-NIP- allow 20% of the modulour 180 may be resisted to 180 may be resisted t

The fabricating method is described in the following. Thus, the substrate board 6000 was acid depressed, soft-etched and further treated with a catalyst solution comprising palladium chloride and an organic acid to apply the Pd catalyst, and after activation of the catalyst, the substrate board was immersed in an electroless plating solution (ph-49) comprising oppore suifate (8 g/L), nickel sulfate (0.8 g/L), clinice and (5 g/L), acid sulfate (0.8 g/L), clinice and (5 g/L), acid sulfate (0.8 g/L), briter and (5 g/L), acid sulfate (0.8 g/L) the property operation (0.8 g/L) acid (3 g/L), acid (3

Cu-Sn substitution plating was carried out by using 0.1 mo//L of tin borofluoride and 1.0 mo//L of thiourea at 50°C and pH=1.2 to provide 0.3 μ m-thick Sn layer (not shown) on the surface of the roughened layer 6010.

The roughened layer comprised of Cu-Ni-P alloy may be also formed by forming so-called blacken-reduction layer on the surface of the conductor layer 6028a covering the conductor circuit 6014a and the filler 6022. filling the resin such as bisphenol F type epoxy resin between the conductor circuits, abrading the surface, and plating

of the above-mentioned (9).

- (10) The above-mentioned resin filler C. for flattening the surface of the substrate was prepared.
- (11) Using a roll coater, the resin composition 6028 prepared by the procedure described above in (10) was applied on both sides of the substrate board 6030 to fill the upper conducator layer 6026a, to fill the lower conducator layer
- 6028a or conductor circuit 6014a with the resin filler, and to be dried at 70°C for 20 minutes (Fig. 41 (M)).

  (12) One side of the substrate board which had undergone the above procedure (11) was shraded with a belt
  - (12) One side or the substrate board which had undergone the above procedure (11) was abraded with a belt sander using sideO belt sanding paper (Sanlyo Mikagaku) to thoroughly remove the resin filler 6028 from the surface of the conductor layer 6028a and the conductor circuit 6014a. Then, buffing was carried out to remove the flawer produced by the slove belt-sanding(Fig. 41 (N)).
  - Then, the substrate board was heat-treated at 100°C for 1 hour, 120°C for 3 hours, 150°C for 1 hour and 180°C for 7 hours to cure the resin filler 6028.
    - Since the roughened layer 6027 on the surface of the conductor layer 6028a and conductor circuit 6014a was removed and both sides of the surface was flattened, and then the resin filler 6028, the conductor layer 6028a and the lateral sides of the conductor circuit 6014a were firmly bonded via the roughened layer 6038.
    - (13) The substrate board 6030 formed with the conductor circuit 8026a and conductor circuit 6014a which were sepsead by the reatment (12) mentioned above was alkalladegressed, soft-sched and further toested with a catalyst solution comprising palladium chloride and an organic acid to apply the P4 catalyst, and after activation of the catalyst, the substrate board was immersed in an electrolese plating solution (pf-19) compresing 3.2.10 °mol · Lo dropper sulted as, 3.5.10 °mol · Confide sultation, 5.4.07 °mol · Lo dropper sulted as, 3.5.10 °mol · Confide sultation, 5.4.07 °mol · Confidence sultation, 5.4.07 °mol · Con
- Then, a Cu-Sn substitution readin was carried out using 0.1 mol/L of tin borofluoride and 1.0 mol/L of thlourea at 35°C and pH=1.2 to provide a 0.3 µm-thick Sn layer (not shown) on the roughened layer.
  - (14) The interlayer resin insulating agent (adhesive for lower layer) was prepared by mixing and stiming the composition of the The Interlayer resin insulating agent B. and adjusting the viscosity of 1.5 Pa.s.
  - (15) The electroless plating adhesive (upper-layer adhesive) was prepared by mixing and stirring the composition of the electroless plating adhesive A. and adjusting the viscosity of 7 Pa.s.
    - (16) Using a roll coater, the interlayer reain insulating agent (for the lower layer) 8044 with a viscosity of 1.5 Pa.s as obtained in (14) show was coated no hoth sides of the substrate of this above mentioned (13) obtained above within 24 hours of preparation and the substrate board was allowed to sit in the horizontal position for 20 minutes and dired at 80°C for 07 minutes (probate). Then, the photosensitive adhesive solution (for the upper layer) 8044 with a viscosity adjusted to 7 Pa as prepared in (15) mentioned above was coated within 24 hours of preparation and the substrate board was allowed to sit in the horizontal position for 20 minutes and, then, dried (prebaked) at 60°C for 30 minutes be provide a 5½ min-hick adhesive layer 8050°C (6ft, 42 (Ph)).
    - (17) A photomask film (not shown) printed with black dost having 4=65 µm (not shown) was superfroposed on both sides of the substrate board 5000 formed with an adhesele layer in (16) shows and supposed to light at 500 m. I/Crr2 using an ultrahigh-pressure mercury are larny. After spray-development with DMTG solution, the substrate 8000 was further exposed to light at 500 m. I/Crr2 with the ultrahigh-pressure mercury are larny and heat-treated (postbacked) at 100°C for 1 hour; at 120°C for 1 hour and further at 150°C for 3 hours, whereby a 55 µm have lost and the substrated (postbacked) at 100°C for 1 hour; at 120°C for 1 hour and further at 150°C for 3 hours, whereby a 55 µm have lost and the substrated (postbacked) at 100°C for 1 hour; at 120°C for 1 hour and further at 150°C for 3 hours, whereby a 55 µm have lost and the substrated (postbacked) at 100°C for 1 hour; at 120°C for 1 hour and further at 150°C for 3 hours, whereby a 55 µm have lost and 150°C for 1 hour; at 120°C for 1 hour; at 150°C for 2 hours, whereby a 55 µm have lost and 150°C for 1 hour; at 150°C for 2 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour; at 150°C for 3 hours, whereby a 50°C for 1 hour;
- openings 6046 for via holes, the plated thi layer (not shown) was caused to be partially exposed.

  (18) The substrate board 6030 was immersed in chromic acid for 19 minutes to dissolve and removed the epoxy resin particles from the surface of the interlayer resin insulating layer 6050 to roughen the surface of the aid interlayer resin insulating layer 6050 for [14, 24] (R), then immersed in a neutralizing pativel for Shipley) and rineed with water.

  (19) A palladium catalyst (Alotach) was applied to the surface of the substrate board 6030 which had been subjected to surface roughening in the above step to deposit the catalyst ructieus on the surface of the interlayer resin insulating layer 6050. Then, the substrate board 6030 was immersed in an equeous electroless copper plating adultion of the following formulation to provide a 0.8 µm thick electroless patient dopper film 6052 all over the surface (Fig. 100 µm) and the surface (Fig. 100 µm) and the surface (Fig. 100 µm).

42 (S)).

35

[Aqueous electroless plating solution]

[0537]

10

20

20

40

55

EDTA 150 g/L
Copper sulfate 20 g/L
HCHO 30 ml/L
NaOH 40 g/L
α,α'-Βipyridyl 80 mg/L
PEG 0.1 g/L

[Electroless plating conditions]

[0538] Bath temperature 70°C, for 30 min.

(20) A commercial photosensitive dry film (not shown) was pasted on the electroless plated copper film 6652 prepared in the above-mentioned (19) and a mask (not shown) was placed in position. Then, the exposure at 100 mJ/cm<sup>2</sup> and development with 0.8% sodium carbonate were carried out to provide a 15 µm-thick plating photoresist 8664 (Fig. 42 CT).

[Aqueous electroplating solution]

[0539]

Sulfuric acid	180 g/L
Copper sulfate	80 g/L
Additive (Atotech Japan; Kaparacid GL)	1 ml/L

[Electroplating conditions]

[0540]

Current density 1 A/dm <sup>2</sup>	
Time	30 min.
Temperature	Room temp.

(22) After the plating resist 6054 was stripped off with 5% KOH. the electroless plated metal liften 6052 undemasht the plating resist was dissolved and removed by etching with an esthing solution comprising a mixture of suffuric acid and hydrogen peroxide to provide an 18 µ m-thick conductor circuit 6058 and via holes 6060 comprising electroless platid ocopane film 6055 and electroless plated coppare film 6056 (Fig. 45 (VI)).

(23) Following the same procedure as described in (13), a roughened surface 6062 comprised of Cu-Ni-P alloy was formed on the surfaces of conductor circuit 6058 and via holes 6060 and a Sn substitution on the surface was carried out (Fig. 43 (WIN)).

(24) The sequence of steps (14) to (22) was respected to provide an additional upper-layer interlayer real insulating layer 6150, via holes 6160 and conductor circuit 6158. Furthermore, the sustince of the via holes 6160 and conductor circuit 6159 were provided with roughened layer 6162 to complete a multilayer buildup circuit beard (Fg. 43 (N)). In this process for formation of said additional upper-layer conductor circuit, no Sa substitution was carried out. In this example, a flat multilayer buildup circuit board could be obtained because the via holes 6060 and 6160 were formed in the filled-via structure.

(25) Then, this multilayer buildup circuit board was provided with solder bumps. The solder resist composition described under D. was coated in a thickness of 45 μm on both sides of the substrate board 6030 obtained in (24) above. After the substrate board was dried at 70°C for 20 minutes and further at 70°C for 30 minutes, a 5 mmthick photomask film (not shown) carrying a pattern of dots (mask pattern) was placed in intimate contact and excosure with utraviolate lithat 100 m lum² and development with DNTG were carried out. Then the substrate

board was further heat-treated at 80°C for 1 hour, at 100°C for 1 hour, at 120°C for 1 hour and at 150°C for 3 hours to provide a solder resist layer 6070 (thickness: 20 µ m) having openings 6071 (opening dia. 200 µ m) in the solder pad areas (inclusive of via holes and their fands) (Fig. 441).

- (28) Then, this substrate 6030 was immersed in an electroless nickel plating solution (cH=4.5) containing 2.31 xto<sup>-1</sup> mol/L of incikel chloride, 2 8xto<sup>-1</sup> mol/L of sodium hypophosphite and 1,85xto<sup>-1</sup> mol/L of sodium citrate for 20 minutes to provide a 5 µ m-thick plated nickel layer 6072 in the openings 6071. Furthermore, this board was immersed in an electricless gold plating solution containing 4.1xto<sup>-2</sup> mol/L of potassium cyraride-gold, 1,87xto<sup>-1</sup> mol/L of ammonium chloride, 1,16xto<sup>-1</sup> mol/L of sodium hypothosphite at 80% for 7 minutes and 20 seconds to provide a 0.03 µ m plated gold layer 9074 on the plated nickel layer, whereby the 4xto-1 beloe 5460 molecular cells of \$1.000 molecular cells of \$1.000
  - the via holes s160 and conductor circuit 6158 were provided with solder pads 6075 (Fig. 44).

    (27) Then, the openings 97 of the solder resist large 6707 were printed with a solder paste followed by reflowing at 200°C to provide solder bumps (solder masses) 6078U, 6078D and thereby provide a multileyer printed circuit bared 6010 (Fig. 44).
- 15 (0941) Finally, as shown in Fig. 45, the bumps 8078U of the multilayer printed circuit board 8010 were set in registration with the pack 8092 of an IC chip and caused to reflevo to mount the IC chip 9050 on the multilayer printed circuit board 8010. Furthermore, the multilayer printed circuit board 8010 was mounted on a daughter board 8040 by setting it in resistration with its case 8096 and refleviour.
- [0542] Although, in Example 15, via holes 6090 filled with metal ware provided by depositing an electroplated conductor 6056 on the electroless plated metal layer 6052 in the openings 6043, an electroless plated metal layer may be substituted for said electroplated conductor layer 6055. In this case, an electroless plating resist is disposed without prior formation of an electroless plated metal layer 6052 and in the resist-free areas, via holes of the filled-via type are formed by deciroless plating.
- [0543] Furthermore, it is possible to fill up the openings 8048 by electroless plating without disposing said electroless plated metal film 6052. Thus, the Interlayer real insulating layer 6050 having openings 6048 communicating with the lower-layer conductor layer 6028 can be electroless-plated to fill up the openings 6048 without application of an electroless plating catalyst. Since the pretreatment with an electroless plating catalyst is not performed in this case, the electroless plating metal's selectively deposited on the conductor layer 6028 in the bottom of the openings 6048. Therefore, the surface of this electroless plated conductor can be fill at and smooth. It is also possible to form via holes 6060 by depositing an electroless plated conductor can be fill at and smooth. It is also possible to form via holes 6060 by depositing an electroless plated conductor having a fils surface.

# Example 17

[0544] The process for the multilayer printed circuit board according to Example 17 is now described with reference to Fig. 46.

10945] As to the mutilisyer printed circuit board according to Example 18, the covering plated layer (the conductor layer 9 028a was formed on the plated-through holes 9038 and the plated-through holes 9038 and the interconnected via said conductor layer 9028a. On the other hand, as to the mutilisyer printed circuit board according to Example 17, via holes 900 formed the through holes 9016 constituting the plated-through holes 9016 with the small diameter (100 ± 200 µ m) by Saev were deposited at the position covering the through holes 9016 constituting the plated-through holes 9036, and lands 6036a in the plated-through holes 6036 and via holes 6036 were electro-connected.

[0348] The laser processing equipment which can be used in this stop includes a carbon dioxide gas laser equipment, at a UV laser equipment and an extimet laser equipment. The preferred diameter is preferably 100 to 200 µm. Among said machines, the carbon dioxide gas laser equipment, which features a high processing speed and a low-cost operation and, hence, is most suited for industrial use, is the laser processor of choice for the practice of the invention of the sixth route.

[0547] In Example 17, when 20 to 50 % of the bottom of via holes 6060 is connected lands 6036a in the plated-through holes 6036, the sufficient electrical connection thereof can be obtained.

50 (0548) As to the multilayer printed circuit board according to Example 17, the lower via holes 900 were formed on the plated-through holes 9036 and the upper via holes 9150 were formed on the lower via holes 9030, so that the plated-through holes 9038 and the upper via holes 9150 were deposited straight as a result the translation rate of an IC hole 9090 was immoved.

# 55 Example 18

[0549] The process for the multilayer printed circuit board according to Example 18 is now described with reference to Fig. 47 (A).

[0650] As to the multilayer printed circuit board according to Example 16 or 17, filled via structure was used for via holes On the other hand, as to the multilayer printed circuit board according to Example 18, the surface of via holes 6050 was flattened to form the upper via holes 6160 by leaving concaved areas 6056a in the lower via holes 6090 and filling said concaved areas 6056a with the conductive beastes 6021.

5 (0551) As the conductive pastes, there can be used silver, there can be used a conductive pasts which comprises at least one metal particle selected from the group consisting of copper, gold, nickel, a clader. As the metal particle, as metal particle, as clader. As the metal particle, as metal particle the surface of which is coated with a different kind of metal. For example, the metal particle of copper whose surface is coated with a noble metal selected from cold and silver may be used.

[0552] As the conductive pastes, there can be preferably used organic conductive pastes which contain metal particles, and thermosetting resin such as epoxy resin and polyphenylenesulfide (PPS) resin are added.

## Example 19

(9653) As to the multilayer printed circuit board according to Example 19 is now described with reference to Fig. 47 (B). (9654) As to the multilayer printed circuit board according to Example 19, conceaved areas 6956a in the lover is holes 6960 were filled with the conductive pastes 6921. On the other hand, as to the multilayer printed circuit board according to Example 19, the surface of via holes 6960 was flattened to from the upper via holes 1600 by filling said conceated areas 6956a in the lower via holes 6960 with the retain 6121. Therefor, the multilayer printed circuit board according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was for the sample 18 or 19 was produced more easily than that according to Example 18 or 19 was for the sample 18 or 19 was produced more easily than that according to Example 18 or 19 was for the sample 18 or 19 was produced more easily than that according to Example 18 or 19 was for the sample 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced more easily than that according to Example 18 or 19 was produced m

# Example 20

20

[9555]. As to the multilayer printed circuit board according to Example 20 is now described with reference to Fig. 48.

[9556]. As to the multilayer printed circuit board according to Example 18 or 19, onceased areas 6056 in the Fig. 48.

[9557]. As the second of the printed printed from the printed printed from the printed printed from the pri

# 30 Example 21

(9857) As to the multileyer printed circuit board according to Example 2.1 is now described with reference to Fig. 48.
(9868) As to the multileyer printed circuit board according to Example 1.6, solder burges 60740, 90750 were disposed at the position a little far from the plated-through holes 6036. On the other hand, as to the multileyer printed circuit board according to Example 2.1, solder burges 60761, 90750 were disposed immediately over the upper vise holes 1610. Therefor, as to the multileyer printed circuit board according to Example 2.1, the fower-layer via holes 6090 were alignosed immediately over plated-through holes 6036, upper-layer via holes 6190 were disposed immediately over that poet vice of the control of the con

## Example 22

(35) [859] As to the multilayer printed circuit board according to Example 22 is now described with reference to Fig. 50. [6860] As to the multilayer printed circuit board according to Example 17, solder bumps 6078U, 9076D were disposed at the position a little far from the plated-through holes 6036. On the other hand, as to the multilayer printed circuit board according to Example 22, solder bumps 6078U, 9075D were disposed immediately over the upper via hole 6180. Therefore, the multilayer infried-directive for according to Example 21 had an advantage that the plated-through hole 6036, tower-layer via hole 6090, upper-layer via hole 6100 and solder bumps 6076U, 9076D can be lined up in oood redistration so that the winfor legand the reduced to increase the transmission-posed of signate.

[0561] In Example 22, the multilayer printed circuit board having two layers on one side is shown, but it is obvious without saying that the multilayer printed circuit board having not less than three layers on one side may be available.

#### 55 INDUSTRIAL APPLICABILITY

[0562] Thus, in accordance with the constant-voltage pulse plating process used in the first group of inventions, conductor circuit and via holes of good crystallinity and uniform deposition can be constructed on a substrate and high-

density wiring and highly reliable conductor connections can be realized without annealing.

[9863] Moreover, the constant-voltage pulse plating process used in the first group of inventions can be easily carried out taking an interpretable power supply. e.g. a ferror current source, by repeating application and interruption of a voltage alternately through manipulation of an ON-OFF switch. Thus, unlike the PR plating process requiring an ex-

pensive power source, this process makes it possible to construct an electroplated metal layer of excellent cystallinity and uniform deposition on the substrate surface as well as in the openings for via holes, thus being of great industrial advantage.

[0564] Furthermore, with the electroless plating solutions used in the first and second inventions belonging to the second group, which contain stateria coid or its self, the amount of hydrogen upsks in the plated metal layer is as meal that the residual stress in the plated metal first is decreased, with the result that the risk for peeling of the film and of layers is low. Mormover, since the deposition rate can be reduced as compared with the prior at, a plated metal film of sufficient thickness can be formed even in fine via-hole openings. In addition, the plated metal film can be thoroughly removed by self-thing.

[0868] The printed circuit boards according to the fifth through seventh inventions belonging to the second group or an highly reliable because said electrolates platfor solution containing tratrac actior or as thereory dieta or electrolass platfor metal film of good achesion and high peel resistance on a roughaned resin insulating layer as well as within via holes in a sufficient thickness.

[0566] The printed circuit board according to the eighth invention among inventions of the second group is highly reliable bocause the electroless plating solution containing tartaric acid, copper ion and nickel or other ion yields a plated metalf find of high thardness and good adhesion on a roughened resin insulating layer.

(9657) In the invention of the third group, the copper foil is reduced in thickness in advance so that a fine circuit, pattern can be implemented. Moreover, because the thickness of the conductor circuit on the core board is not much different from the thickness of the conductor layer on the interface reath insulating layer, an impedance afigment can be easily obtained between said conductor circuit on the core board and conductor layer on the interface reath insulating layer, an impedance afigment can be easily obtained between said conductor circuit on the core board and conductor layer on the interface reath including the conductor layer on the interface read the conductor layer of the interface read the conductor layer of the interface read the conductor layer of the c

28 layer, thus contributing to an improved high-frequency characteristic of the printed circuit board. (0588) In addition, the surface of the interlayer resin insulating layer can be flattened without filling the inter-conductor cases with a resin.

[0569] In accordance with the invention belonging to the fourth group, complete filling of via-hole openings and

formation of conductor circuit can be simultaneously implemented without using an expensive equipment.

[0570] Moreover, since the via holes in the multilayer printed circuit board can be filled up by plating, the interlayer resin insulating layer can be flat and smooth and the stacked via can also be constructed.

[0571] In accordance with the invention belonging to the fifth group, the land configuration of the plated-through hole can be true-round so that the density of plated-through hole winings in a multilayer core board is improved. Therefore,

the buildup circuit straium on the face side of a core board and the buildup straium on the reverse side can be conbe solidated in the same pace so that the number of leyers constituting the top straium and that of leyers constituting the bottom stratum can be equalized and hence the necessary number of leyers can be minimized. Moreover, since via, holes can be disposed in registration, the wiring length within the printed drivatil board can be decreased.

[0572] In the invention balonging to the sixth group, wherein lower-layer via holes are disposed immediately over plated-through holes and upper-layer via holes are disposed immediately over seld lower-layer via hole, in the through hole, lower-layer via hole and upper-layer via hole can be lined up in good registration so that the wiring length can be reduced to increase the transmission seed of IC chile sionals.

### Claims

- An electropiating process comprising electropiating an electrically conductive substrate wherein the electropiating
  is performed intermittently using said substrate surface as cathode and a plating metal as anode at a constant
  voltace between said anode and said cathoda.
- 50 2. The electroplating process according to Claim 1 wherein said intermittent electroplating is performed by repeating application of a voltage between a cathode and an anode and interruption of said application alternately with a voltage time interruption time ratio of 0.01 to 100, a voltage time of not longer than 10 seconds and an interruption time of not less than 11/01/2 seconds.
- 55 3. A process for producing a circuit board comprising a substrate and, as formed thereon, a conductor circuit by electropialing which is performed intermittently using the electrically conductive conductor circuit-forming surface as cathods and a plating metal as ended at a constant voltage between soit anded and adjuictable.

- 4. The process for producing a circuit board according to Claim 3 wherein said intermittent electroplating is performed by repeating application of a voltage between a cathode and an interprision of said application alternately with a voltage time finantiary point time ratio of 0.01 to 100, a voltage time of not longer than 10 seconds and an interrugion time of not less than 1xto-12 seconds.
- 5. A process for manufacturing a printed dirout board which comprises disposing a resist on an electrically conductive layer formed on a substrate, performing electroplating, stripping the resist of and atching said electrically conductive layer to provide a conductor circuit, wherein the electroplating is performed intermittently using said electrically conductive layer as cathode and a plating metal as cathode at a constant voltage between said anode and said cathode.

10

15

- 6. A process for marufacturing a printed direut/board which comprises deposing an interlayer resin insulating layer on a substantia formed with a conductor circuit, creating opening for formation of via holes in said interlayer in substantial properties of the commation of via holes in said interlayer in substantial player, forming an electroless plated metal layer on said interlayer rasin insulating layer, disposing a resist and formed properties of the electroless plated metal layer on said interlayer and insulating layer, disposing a resist of and electring the electroless plated metal layer on said metal layer on said metal layer as actived and option of the electroless plated metal layer as carbode and a plating metal is an end as a constant voltage between said and each and all cathods.
- The process for manufacturing a printed circuit board according to Claim 6 wherein said interlayer resin insulation layer has a metal layer on its surface.
  - The process for manufacturing a printed circuit board according to Claim 5, 8 or 7 wherein said intermittent electropilating laperformed by expending application of a voltage and intermittent of application of application and appreciation of application and appreciation shore rate of not 10 to 100, a voltage time for longer than 10 seconds and an interruption time of not less than 1x10<sup>-15</sup> seconds.
  - 9. A circut board comprising a substrate and, as built thereon, a circut comprised of a copper film, wherein said copper film has properlies that (o) is a crystalinity is such that the X-ray diffraction half-width of the (31) plane of copper is less than 0.3 deg and (b) the variation in thickness (maximum thickness-minimum thickness) are said copper film as measured over the whole surface of said substrate is not greater than 0.5.
- 10. The circuit board according to Claim 9 wherein said copper film has an elongation of not less than 7%.
- 11. A printed circuit board comprising a substrate and, as built thereon, a circuit comprised of a plated copper film, wherein said plated copper film has properties that (a) its crystallintly is such that the X-ray diffraction half-width of (331) plane of copper is less than 0.3 deg and (b) the variation in thickness (maximum thickness) are comparable of said plated copper layer as measured over the whole surface of said substrate is not creater than 0.4.
- 40 12. A printed circuit board comprising a substanta formed with a conductor circuit, an Interlayer realn insulating layer, built thereon and a conductor circuit comprised of a copper film in as built on said interlayer realn insulating layer, said interlayer realn insulating layer, said interlayer realn insulating layer having vial hole by which said conductor circuits are interconnected, wherein said copper film has properties that (a) its crystallintly is such that the X-ray difficunt in native with of (301) plane of copper is less than 0.3 dag and (b) the variation in thickness ((maximum thickness-minimum thickness/avverage thickness) of said colonoper is less than 0.4.
  - 13. The printed circuit board according to Claim 11 or 12 wherein said copper film has an elongation of not less than 7%.
- 14. An electroless plating solution which comprises an aqueous solution containing 0.025 to 0.25 mol/L of a basic compound, 0.03 to 0.15 mol/L of a reducing agent, 0.02 to 0.08 mol/L of copperion and 0.05 to 0.3 mol/L of tartaric acid or a sait thereof.
  - 15. An electroless plating solution which comprises an aqueous solution containing a basic compound, a reducing agent, copper ion, traine acid or a salt thereof and at least one metal ion species selected from the group consisting of nickel ion, cobat ion and fron ion.
  - The electroless plating solution according to Claim 14 or 15 wherein said electroless plating solution has a specific gravity of 1.02 to 1.10.

- 17. The electroless plating solution according to any of Claims 14 to 16, the temperature of which is 25 to 40°C.
- 18. The electroless plating solution according to any of Claims 14 to 17 wherein the copper deposition rate of said electroless plating solution is 1 to 2 μ m/hour.
- 19. An electroless plating process which comprises immersing a substrate in the electroless plating solution according to any of Claims 14 to 17 and performing electroless copper plating at a deposition rate set to 1 to 2 \(\mu\) m/hour.
- 20. The electroless plating process according to Claim 19 wherein said substrate has a roughened surface.

5

35

45

- 21. A process for manufacturing a printed circuit board which comprises immersing a resin insulating substrate board in the electroless plating solution according to any of Claims 14 to 17 and performing electroless copper plating at a deposition rate set to 1 to 2 u m/hour to provide a conductor circuit.
- 3 22. A printed circuit board comprising a resh insulating substrate board formed with a roughened surface and, as built thereon, a conductor circuit comprising at least an electroless plated film, wherein said electroless plated film has a stress of 0 to +10 kc/mm².
- 23. A printed circuit board comprising a realn insulating substrate board formed with a roughened surface and, as built thereon, a conductor circuit comprising at least an electroless plated film, whenin sald electroless plated in a complementary to sald roughened surface with the electroless plated film in convex areas of the roughened surface being relatively greater in thickness then said film in convex areas of earlier objects.
- 24. A printed circuit board comprising a substrate board formed with a lower-layer conductor circuit end, as built there end, an upper-layer conductor circuit through the intermediary of an interlayer resent insulating layer, with said upper-layer conductor circuit and said lower-layer conductor circuit being interconnected by vis holes, wherein said upper-layer conductor circuit comprises at least an electroless plated film, said inherlayer resin insulating layers is provided with a reughnest surface, said electroless plated film is complementary to said roughened surface, and bottoms of said vis holes are also provided with an electroless plated film having a thickness equal to 50 to 100% of the thickness of the electroless plated film on said interlayer resin insulating layer.
  - 25. A printed circuit board comprising a resin insulating substrate board and, as built thereon, a conductor circuit comprising at least an electroless plated film, wherein said electroless plated film comprises copper and at least one metal species selected from the group.
  - consisting of nickel, iron and cobalt.
  - 26. The printed circuit board according to Claim 25 wherein the proportion of said at least one metal species selected from the group consisting of nickel, iron and cobalt is 0.1 to 0.5 weight %.
- 40 27. A process for manufacturing a multilayer printed circuit board which comprises at least the following steps (1) to (5).
  - (1) a step for thinning the copper foil of a copper-clad laminate by etching
  - (2) a step for piercing through holes in said copper-clad laminate
  - (3) a step for depositing a plated metal film on said copper-clad laminate to construct plated-through holes within said through holes
  - (4) a step for pattern-etching the copper foil and plated metal film on said copper-clad laminate to construct a conductor circuit
    - (5) a step for serially building up an interlayer resin insulating layer and a conductor layer alternately over said conductor circuit
  - 28. A process for manufacturing a multilayer printed circuit board which comprises at least the following steps (1) to (7):
    - (1) a step for thinning the copper foil of a copper-clad laminate by etching
    - (2) a step for piercing through holes in said copper-clad laminate
    - (3) a step for forming a conductor film on said copper-clad laminate
    - (4) a step of disposing a resist on the areas free from conductor circuits and plated-through holes
    - (5) a step for providing a plated metal film in the resist-free area to construct a conductor circuit and platedthrough holes

- (6) a step for stripping off said resist and etching the conductor film and copper foll underneath the resist (7) a step for serially building up an interlayer resin insulating layer and a conductor layer alternately over said conductor clause.
- 5 29. The process for manufacturing a multilayer printed circuit board according to Claim 27 or 28 wherein a laser is used for plercing the through holes in said copper-clad laminate.
  - 30. The process for manufacturing a multilayer printed circuit board according to Claim 27 or 28 wherein a drill is used for piercing the through holes in said copper-clad laminate.
  - 31. The process for manufacturing a multilayer printed circuit board according to any of Claims 27 to 30, wherein, in
  - the step for thinning the copper foil of said copper-clad laminate by etching, the thickness of the copper foil is reduced to 1 to  $10\,\mu$  m.
- 3 2. A multilayer printed circuit board comprising a core board having a condustor circuit and, as built over said conductor circuit, a buildup wiring layers obtainable by building up an interlayer realin insulating layer and a conductor layer alternately with the conductor layers being interconnected by vis holes, wherein the thickness of the conductor circuit on said core board is not greater by more than 10 µ m than the thickness of the conductor layer on said interlayer realin insulating layer.
  - 33. The multilayer printed circuit board according to Claim 32 wherein said core board comprises a copper-clad laminate and the conductor circuit on the core board comprises the copper foil of said copper-clad laminate and a plated metal layer.
- 39 34. A process for manufacturing a multilayer printed circuit board which comprises thinning the copper foll of a copper-clot all aminate by etching, pattern-etching the copper foll of said copper-clot leminate to construct a conductor circuit and building up serially an interlayer resin insulating layer and a conductor layer alternately over said conductor circuit wherein the thickness of the conductor layer asid conductor circuit on said core board is controlled so as to be not greater by more than 10 µm than the thickness of the conductor layer on said interlayer serial insulating layer.

30

- 35. A process for manufacturing a multilayer printed circuit board which comprises constructing an interlayer insulating layer on a substrate formed with a lower-layer conductor circuit, piercing openings in said interlayer insulating layer and the inner walls of said openings, performing electroplating to fill up said openings and thereby provide via holes and, at the same time, occantruct an upper-layer conductor circuit, wherein said electroplating is performed using an aqueus solution containing a matal on and 0.1 to 1.5 mmol/L of at least one additive selected from the group consisting of thiouress, vanidas and polvalividems outside said selected.
  - 36. The process for manufacturing a multilayer printed circuit board according to Claim 35 wherein the aspect ratio of said openings for via holes, i.e. depth of opening/diameter of opening, is 1/3 to 1/1.
    - 37. A multilayer printed circuit board comprising a core board and, as constructed on both sides thereof, a builduy writing layers obtainable by building up an interlayer reals insulating layer and a conductor layer attended the side onductor layer attended the printed by the holes, wherein said via holes are formed in the manner of plugnion the intruch holes in slated through holes in said core board.
    - 38. The multilayer printed circuit board according to Claim 37 wherein the through holes in said plated-through holes have a diameter of not more than 200 μ m.
- 50 39. A process for manufacturing a multilayer printed circuit board which comprises at least the following steps (1) to (4):
  - (1) a step for pieroing through holes not larger than 200 μ m in diameter in a core board by laser (2) a step for plating said through holes therein to construct plated-through holes
  - (3) a step for constructing an interlayer resin insulating layer provided with openings communicating with said plated-through holes on the core board
  - (4) a step for plating the openings in said interlayer resin insulating layer to construct via holes in the manner of plugging the through holes in said plated-through holes.


- 40. A mutiliayer printed circuit board comprising a core board and, as constructed on both sides thereof, a buildup wiring layers obtainable by building up an interlayer resin insulating layer and a conductor layer alternately with via holes interconnecting conductor layers,
- wherein the via holes in a lower layer are disposed immediately over the plated-through holes in said core board and via holes in an upper layer are disposed immediately over said via holes in the lower layer.
  - 41. A multileyer printed circuit board comprising a core board and, as constructed on both sides thereof, a buildup wiring layers obtainable by building up an interlayer resin insulating layer and a conductor layer alternately with via holes interconnecting conductor layers.
  - wherein said plated-through holes of core board are filled with a filler, with the surfaces of said filler which are exposed from said-plated-through holes being covered with a conductor layer provided with lower-layer via holes and upper-layer via holes being disposed immodiately over said lower-layer via holes.

10

25

- 42. A multilayer printed clicult board comprising a cone board and, as constructed on both sides thereof, a buildup wiring layers obtainable by building up an intentayer resein insulating layer and a conductor layer alternately with via holes intenconnecting conductor layers, wherein via holes in latowardayer are disposed to plug the through holes of plated-through holes in said core board, with via holes in an upper layer being disposed to mmediately over said via holes in the lower layer.
- 43. The multilayer printed circuit board according to any of Claims 40 to 42 which comprises bumps formed immediately
  above said plated-through holes.
  - The multilayer printed circuit board according to any of Claims 40 to 43 wherein said lower-layer via holes are filled with metal.
  - 45. The multilayer printed circuit board according to any of Claims 40 to 42 wherein valleys of said lower-layer via holes are filled with a conductive paste.
- 46. The multilayer printed circuit board according to any of Claims 40 to 42 wherein valleys of said lower-layer via holes are filled with a resin.





F i g . 2




Fig. 2





Fig.








Fig.





Fig. 7



F: - /







Fig. 9





ria 1











Fig. 11



c i a 12





Fig. 13










Fig. 15



F 1 0 1 8



8 i a 1 7




Fig 18




Fig. 19






Fig 20








Fig. 21







Fig. 29







F i g . 2 4





Fig. 29



7 i a . 2 f






Fig. 21









Fig. 30






Fig. 32







Fig. 33










Fig. 34






Fig. 3










Fig 35



i g. 39



v : 0 40





Fig. 4









Fig. 4




rio. 42




Fi . 4 6




F : 0 4 5




Rig 4



F : 0 4 2










Fig. 49





Fig. 50



## EP 1 117 283 A1

INTERNATIONAL SEARCH REPO		RT	International application No.		
			PCT/J	P99/05003	
A. CLAS	SIFICATION OF SUBJECT MATTER .C1° H05K3/18, H05K3/46, H05K1 . C25D5/18, C23C18/34	/09			
	to International Patent Classification (IPC) or to both a	retional classification a	nd IPC		
B. FIELDS SEARCHED  Minimum documentation searched (classification system followed by classification symbols)					
Int	.C1 <sup>6</sup> H05K3/18, H05K3/46, H05K1 C25D5/18, C23C18/34	/09	,		
Documentation searched other than minimum documentation to the cluster that much documents are included in the fields reserved.  Jitanyo Shinana Koho 1926-1996 Torokul Jitanyo Shinana Koho 1971-1999 Jitanyo Shinan Torokul Koho 1996-1999					
Electronic data base consulted claring the international search (ozens of data base and, where practicable, search (ozens asset)					
c. Docu	MENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where a		ant passages	Relevant to claim No.	
x	JP, 4-48099, A (Ebara Yuujirai 18 February, 1992 (18.02.92)	to K.K.), (Family: none	)	1,2	
A	JP, 7-336017, A (Hitachi, Ltd. 22 December, 1995 (22.12.95)	), (Family: none	)	3-8	
A	JP, 8-319597, A (Totoku Electr 03 December, 1996 (03.12.96)	ic Co., Ltd.) (Family: none	5	1-8	
λ	JP, 9-289375, A (Kyocera Corpo 04 November, 1997 (04.11.97)	ration), (Family: none	)	9-13	
A	JP, 1-263278, A (Nippon Mining 19 October, 1989 (19.10.89)	Co., Ltd.), Family: none)		14-21	
A	JP, 51-90475, A (Hitachi, Ltd.), 07 August, 1976 (07.08.76) (Family: none)		14-21		
A	JP, 7-321456, A (NEC Corporation of December, 1995 (08.12.95)	on), (Family: none	)	22-24	
⊠ Further	documents are listed in the continuation of Box C.	See patent fami	ly onnex		
Special	categories of cited documents:		·	naticual filing date or	
"A" docume consider	nest defining the general state of the act which is not priority date and not in conflict with the application but cited to be of particular relevance understand the principle or theory understand the principle or the princ			application but cited to	
"E" essilier o	document but published on or after the international filing "X" document of particular relevance; the claimed invention cannot considered sovel or cannot be considered to involve as inventive.			laimed invention cannot be	
cited to special:	ament which may throw doubts on priority claim(s) or which is to catabilish the publication date of another citation or other ial reason (as specified)  considered to involve as inventive step when the document is				
prones	locussent referring to an oral disclosure, use, exhibition or other combined with one or more other such documents, such				
tions the primary disc tainned to the control of the international search 10 December, 1999 (10.12.99)  Date of mailing of the international search 21 December, 1999 (21.12.99)					
Name and mailing address of the ISA/ Japanese Patent Office		Authorizeá officer			
Facsimile No	Facsimile No.		Telephone No.		

Form PCT/ISA/210 (second sheet) (July 1992)

## EP 1 117 283 A1

## INTERNATIONAL SEARCH REPORT

remational application No. PCT/JP99/05003

C (Continu	ation). DOCUMENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	
A	JP, 10-4254, A (IBIDEN CO., LTD.),	Relevant to claim N
	06 January, 1998 (06.01.98) (Family: none)	22-24
x	JP, 2-238691, A (Hitachi Condenser Co., Ltd.), 20 September, 1990 (20.09.90) (Family: none)	25-26
A	JP, 10-65340, A (Noda Screen K.K.), 06 March, 1998 (06.03.98) (Family: none)	27-31,34
A	JP, 6-112649, A (Mitsubishi Gas Chemical Company, Inc.), 22 April, 1994 (22.04.94) (Family: none)	27-31,34
х	JP, 9-135077, A (IBIDEN CO., LTD.), 20 May, 1997 (20.05.97) (Family: none)	32
A	JP, 4-174596, A (NEC Corporation), 22 June, 1992 (22.06.92) (Family: none)	33
A	JP, 3-3296, A (Asahi Chemical Industry Co., Ltd.), 09 January, 1991 (09.01.91) (Family: none)	35,36
А	JP, 5-287583, A (Okuno Chem. Ind. Co., Ltd.), 02 November, 1993 (02.11.93) (Pamily: none)	35,36
x	JP, 9-199855, A (Sony Corporation), 31 July, 1997 (31.07.97) (Family: none)	37
Y	JP, 9-199855, A (Sony Corporation), 31 July, 1997 (31.07.97) (Family: none)	38,39, 40,42 44-46
Y	JP, 9-246730, A (MITSUI MIMING & SMBL/TING CO., LTD.), 19 September, 1997 (19.09.97) (Family: none)	38,39
Y	JP, 9-199854, A (NEC Corporation), 31 July, 1997 (31.07.97) (Family: none)	40,42,44-46
Y	JP, 6-314883, A (IBIDEN CO., LTD.), 08 November, 1994 (08.11.94) (Family: none)	44
Y	JP, 6-232555, A (CMK CORPORATION), 19 August, 1994 (19.08.94) (Family: none)	45
A	JP, 9-331155, A (Elna Co., Ltd.), 22 December, 1997 (22.12.97) (Family: none)	40-46
4 ° y		-
l		
	*	
.		
n PCT/ISA	/210 (continuation of second sheet) (July 1992)	